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A B S T R A C T
Renewable energy source (RESs) diffusion into the power system is con-
tinuously increasing, where the world cumulative installed capacity of
solar and wind energy sources increased from around 63.2 GW in 2005
to around 903.1 GW in 2017 according to International Renewable En-
ergy Agency (IRENA). The energy utilization from these RESs implies
the use of what is called power conditioning stage (PCS). Such PCS acts
as an interfacing layer between the RES side and the customer side, i. e.
the load or the grid. These PCSs can utilize many different configura-
tions depending on the employed RES, where the two-stage architecture
is commonly used with solar photovoltaic (PV) systems due to the low
or variable output voltage. Such two-stage architecture is usually imple-
mented using a boost converter in order to regulate the PV source output
voltage and maximize the output power, and a voltage source inverter
(VSI) in order to achieve the inversion operation. On the other hand,
impedance source inverters represent a different family of the existing
PCSs, which are called single-stage power converters as they embraces
the boosting capability within the inversion operation. This family of
PCSs is seen as an interesting and competitive alternative to the two-
stage configuration, which are mandatory for low or variable voltage
energy sources, such as PV and fuel cell energy sources. Therefore, these
impedance source inverters have been utilized in many different applica-
tions, such as distributed generation and electric vehicles.
This family of PCSs, i. e. impedance source inverters, has experienced
a fast evolution during the last few years in order to replace the conven-
tional two-stage architecture since the first release of the three-phase Z-
source inverter (ZSI) in 2003. Consequently, many research activities have
been established in order to improve the ZSIs performance from different
perspectives, such as overall voltage gain, voltage stresses across the dif-
ferent devices, continuity of the input current, and conversion efficiency.
Among these different topological improvements, the conventional ZSI
and the quasi-ZSI (qZSI), are the most commonly used structures.
Accordingly, the objective of this thesis is to study and reinforce the
performance of this family of PCSs. Hence, the work in this thesis starts
first by addressing the challenges behind eliminating the low frequency
transformer in grid-tied PV systems in order to improve the conver-
sion system efficiency, where a new measurement technique for the dc
current component is proposed in order to effectively mitigate this dc
current component. Then, the performance of the classical impedance
source inverters has been assessed by studying all the possible modu-
vii
lation schemes and proposing a new one, under which the efficiency
of these classical impedance source inverters have been improved. Fur-
thermore, the partial-load operation of these impedance source inverters,
considering the three-phase qZSI, has been studied and the possible ways
of achieving a wide range of operation have been investigated.
Due to the seen demerits behind the classical impedance source in-
verters, an alternative new topology, which is called split-source inverter
(SSI), is proposed, under which these demerits have effectively been mit-
igated or eliminated. Then, the challenges behind grid-tied operation of
this single-stage dc-ac power converters has been investigated consider-
ing the SSI topology.
It is worth to note that all the prior mentioned contributions have been
validated experimentally.
Finally, this thesis is divided into two chapters, where the first chapter
introduces an extended summary of the work done concerning the the-
sis topic, while the second part includes some selected papers from the
publications that have been developed during the doctoral study. These
selected papers give all the details of the work done in each section in
the extended summary.
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E X T E N D E D S U M M A RY
1.1 introduction
1.1.1 Background and Motivation
1.1.1.1 Renewable Energy Sources
Microgrid (MG) concept, which can simply be defined as a cluster of
loads and micro-sources operating together as a single controllable sys-
tem, is gaining a significant attention [1, 2]. These micro-sources can be
based on several technologies, where renewable energy sources (RESs),
which are simply defined as the clean energy obtained from natural re-
sources, such as sunlight, wind, and tides, etc., are gaining higher at-
tention due to the expectations that the currently used energy sources,
which revolve in oil and gas, will run out during the coming decades [3].
Moreover, the oil and gas-based energy sources increase what is called
greenhouse gases, whose harmful effects due to its presence in the at-
mosphere are global warming, climate change, and ozone depletion [4].
Accordingly, the increasing and evolving utilization of the RESs plays
a vital role in reducing the so-called greenhouse gases emissions and in
fighting the global warming as a consequence. Among the different RESs,
the following three ones are widely used:
• hydropower energy sources;
• wind energy sources;
• solar photovoltaic (PV) energy sources,
where the latter two RESs are getting higher attention nowadays due to
the dramatic reduction in their costs in the past few years as shown in
Figure 1.1 and Figure 1.2 according to the International Renewable En-
ergy Agency (IRENA). In addition to that, the recent advancements in the
employed power electronic technology have led to an easier control and
a higher performance [1, 5]. Consequently, the worldwide investment in
RESs has been experiencing unprecedented growth in the last few years,
which has increased from 30.8 billion USD in 2005 to 295.9 billion USD
in 2015, also according to IRENA [6].
It can be seen that the the diffusion of the different RESs into the power
system is continuously increasing as depicted in Figure 1.4 for wind and
solar PV energy sources [8]. Figure 1.4a shows the world cumulative
installed capacity of solar PV and wind energy sources from 2005 to 2016,
1
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Figure 1.3: Worldwide investment in solar PV and wind energy sources from
2004 to 2016. Note that the orange color represents the solar PV en-
ergy sources, while the light blue one represents the wind energy
sources. (Source: International Renewable Energy Agency [6].)
which increased from around 62.6 GW in 2005 to around 744 GW in 2016
according to IRENA. Meanwhile, Figure 1.4b shows the same cumulative
installed capacity for Italy, which increased from around 1.6 GW in 2005
to around 28.5 GW in 2016.
According to IRENA, the installed capacity of the different PV plants
in Italy in 2016 has exceeded 19 GW, where about 15 GW increase in
one year from 2010 to 2016 [8]. Recently, the production of the elec-
tric power from the RESs in Europe has been favored by the Directive
2009/28/EC which amends and repeals earlier Directives 2001/77/EC
and 2003/30/EC. This directive has identified three goals for 2020 [9]:
1. 20% reduction in emissions of greenhouse gases compared to 1990;
2. 20% improvement in energy efficiency;
3. 20% increase in the consumption of the energy produced from the
different RESs,
where the second goal implies a significant effort to be made in order to
reinforce the employed power electronic systems.
1.1.1.2 Power Conditioning Stage
Energy utilization from the different RESs, such as wind and solar PV
energy sources, implies the use of what is called power conditioning
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+
Power conditioning stage (PCS)
+ +
Figure 1.5: Illustrative schematic of interfacing a solar photovoltaic (PV) en-
ergy source with the power grid using a power conditioning stage
(PCS).
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Figure 1.6: Two-stage configuration using a boost converter and a three-phase
voltage source inverter (VSI).
stage (PCS). Such PCS acts as an interfacing layer between the RES side
and the customer side, i. e. the load or the grid, as depicted in Figure 1.5.
These PCSs can utilize many different configurations depending on
the employed RES, where the two-stage architecture is commonly used
with PV systems due to the low or variable output voltage [10, 11]. Such
two-stage architecture is usually implemented using a boost converter
in order to regulate the PV source output voltage and a voltage source
inverter (VSI) in order to achieve the inversion operation as shown in
Figure 1.6.
On the other hand, impedance source inverters represent a different
family of the existing PCSs, which are called single-stage power con-
verters family as they embraces the boosting capability within the inver-
sion operation. This family of PCSs is seen as an interesting and poten-
tial competitive alternative to the two-stage configuration shown in Fig-
ure 1.6 [11–18], which are mandatory for low or variable voltage energy
sources, such as PV and fuel cell energy sources [19–24]. Therefore, these
impedance source inverters have been utilized in different applications,
such as distributed generation [25–30] and electric vehicles [31–33].
1.1 introduction 7
Sb,u Sc,uSa,u
Sb,l Sc,lSa,l
Vin
va
vb
vc
vdc
Dn Ln
iin
Ln
Cn
Cn
iL
iL
vC
vC
(a)
Sb,u Sc,uSa,u
Sb,l Sc,lSa,l
Vin
Ln
va
vb
vc
vdc
Dn
Cn1
Ln
Cn2
iin
(b)
Figure 1.7: Commonly used three-phase structures of the impedance source
inverters. (a) Z-source inverter (ZSI); and (b) quasi-ZSI (qZSI).
1.1.1.3 Impedance Source Inverters
This family of PCSs, i. e. impedance source inverters, has experienced
a fast evolution during the last few years in order to replace the con-
ventional two-stage architecture since the first release of the three-phase
Z-source inverter (ZSI) in 2003. Consequently, many research activities
have been established in order to improve the ZSIs performance from dif-
ferent perspectives, such as overall voltage gain, voltage stresses across
the different devices, continuity of the input current, and conversion ef-
ficiency [34–39]. Among these different topological improvements, the
conventional ZSI and the quasi-ZSI (qZSI), shown in Figure 1.7a and 1.7b,
are the commonly used structures [13, 28, 40].
Although the many different structures of these impedance source in-
verters, they utilize the same basic principle of operation of the tradi-
tional ZSI shown in Figure 1.7a. This basic principle of operation implies
the utilization of an extra switching state compared to the standard eight
states of the space vector modulation (SVM) scheme, which is used with
the three-phase VSI. This extra state is called the shoot-through (ST) state
and it has the responsibility of embracing the boosting capability of the
converter within the inversion capability. During this state, the B6-bridge
acts as a short circuit by simultaneously turning ON at least two phase-
leg switches as shown in Figure 1.8a. On the other hand, during the
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Vin vdc=0
iL
iL
vC
vC
(a)
Vin =
iL
iL
vC
vC
vdc
vˆdc
(b)
Figure 1.8: Equivalent circuit of the ZSI during the shoot-through (ST) and
the non-ST states. (a) During the ST state and the B6-bridge be-
comes equivalent to a short circuit; and (b) during the non-ST state
and the B6-bridge becomes an equivalent to a current source.
non-ST states, the B6-bridge is equivalent to a current source as shown
in Figure 1.8b. Note that the ST state is not permissible in the tradi-
tional VSIs. Meanwhile, due to the utilization of the impedance network
as shown in Figure 1.7a, this state is permissible and it should be in-
serted inside any of the zero states in order not to affect the active states,
and consequently, the output ac voltage. Such impedance network dif-
fers from one topology to another, resulting in different characteristics
for each topology [12].
1.1.2 Objective and Contributions
1.1.2.1 Research Objectives
From the prior discussion, it can be understood that power inverters
play a vital rule in energy harvesting, as it converts any dc input power
into an ac output one considering the load requirements and the input
conditions. Hence, the work in this thesis is concerned with enhancing
the performance of a typical family of these power inverters, which is the
impedance source inverters. Accordingly, the objective of this thesis is to
address the following aspects:
• study the challenges behind eliminating the low frequency trans-
former in grid-tied PV systems in order to enhance the system con-
version efficiency and reduce its cost and volume. Then, figure out
the possibility of proposing new solutions for the resultant draw-
backs;
• assess the performance of the conventional ZSI and figuring out the
technical drawbacks;
1.1 introduction 9
• study the different modulation schemes of the classical impedance
source inverters and figure out the possibility of introducing new
schemes, under which the efficiency can be increased;
• study the performance of the classical impedance source inverters
under partial-load operation and figuring out the possible solutions
for achieving a wide range of operation;
• figure out the possibility of introducing a new topology, under
which the seen demerits behind the classical impedance source in-
verters can be mitigated;
• investigate the challenges behind grid-tied operation of this family
of single-stage dc-ac power converters.
1.1.2.2 Research Contributions
The contributions of this thesis can be summarized as follows:
I- proposing a new dc current component measurements in trans-
formerless grid-tied PV inverters;
II- classical impedance source inverters:
a) reviewing all the modulation schemes that can be used with
the classical impedance source inverters;
b) proposing new modulation strategies, under which the effi-
ciency of the classical impedance source inverters has been
improved;
c) improved partial-load operation of the qZSIs and using the
non-linear choke in order to extend its range of operation;
III- proposing a new topology, called split-source inverter (SSI), which
is able to overcome some demerits in the classical impedance source
inverters, and this is done by:
a) studying the three-phase operation and its modulation;
b) assessing its performance under the single-phase operation;
c) extending its two-level operation to a three-level one;
d) proposing a control scheme for it in grid-tied mode of opera-
tion,
where these different contributions are interpreted with simple schemat-
ics in Figure 1.9.
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Figure 1.9: An illustrative simple schematic for the different contributions in this thesis.
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1.1.3 Thesis Overview
This thesis is divided into two chapters, where the first chapter intro-
duces an extended summary of the work done concerning the thesis
topic, while the second part includes some selected papers from the pub-
lications that have been developed during the doctoral study. These se-
lected papers give all the details of the work done in each section in the
extended summary.
1.1.3.1 Extended Summary Overview
The extended summary includes eight sections, where these sections
are organized as follows: Section 1.1 gives an introduction, while Sec-
tion 1.2 discusses the transformerless operation of the grid-tied PV in-
verters. Section 1.3 discusses the modulation of the classical impedance
source inverters, while Section 1.4 discusses their partial-load operation.
Then, Section 1.5 discusses the three-phase and the single-phase opera-
tions of the new proposed topology, i. e. the split-source inverter (SSI).
Meanwhile, its multilevel operation is covered in Section 1.5, while its
control in grid-tied mode of operation is discussed in Section 1.7. Finally,
the conclusions are drawn in Section 1.8.
It is worth to note that the different sections in this summary have
been taken in direct or indirect ways from the appended papers.
1.1.3.2 Appended Publications
Paper 1: A. Abdelhakim, P. Mattavelli, D. Yang and F. Blaabjerg, "Coupled-
Inductor-Based DC Current Measurement Technique for Trans-
formerless Grid-Tied Inverters," in IEEE Trans. on Power Elec-
tron., vol. 33, no. 1, pp. 18-23, Jan. 2018.
Paper 2: A. Abdelhakim, F. Blaabjerg and P. Mattavelli, "Modulation
Schemes of the Three-Phase Impedance Source Inverters–Part
I: Classification and Review," in IEEE Trans. on Ind. Electron.,
vol. 65, no. 8, pp. 6309-6320, Aug. 2018.
Paper 3: A. Abdelhakim, F. Blaabjerg and P. Mattavelli, "Modulation
Schemes of the Three-Phase Impedance Source Inverters–Part
II: Comparative Assessment," in IEEE Trans. on Ind. Electron.,
vol. 65, no. 8, pp. 6321-6332, Aug. 2018.
Paper 4: A. Abdelhakim, P. Davari, F. Blaabjerg and P. Mattavelli, "Switch-
ing Loss Reduction in the Three-Phase Quasi-Z-Source Invert-
ers Utilizing Modified Space Vector Modulation Strategies," in
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IEEE Trans. on Power Electron., vol. 33, no. 5, pp. 4045-4060,
May 2018.
Paper 5: A. Abdelhakim, P. Davari, P. Mattavelli, F. Blaabjerg, "Analysis
and Design of the Quasi-Z-Source Inverter for Wide Range of
Operation", IEEE, COMPEL 2018 (presented)
Paper 6: A. Abdelhakim, P. Mattavelli and G. Spiazzi, "Three-Phase Split-
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1.2 transformerless operation of pv inverters
The use of grid-tied photovoltaic (PV) inverters is continuously increas-
ing and several requirements have to be fulfilled in order to achieve the
highest possible performance of the employed power conditioning stage
(PCS). Recently, transformerless operation, i.e. eliminating the low fre-
quency power transformer, shown in Figure 1.10, from the grid-tied PV
inverter, is followed in order to improve the PCS efficiency and to reduce
its cost and volume [41–45].
1.2.1 DC Current Component
Even though the gained merits from the transformerless operation, it
results in several problems, where the dc current component injection
into the grid is a major one. This dc current component might exist due
to one or more of the following reasons [45]:
• an asymmetry in the switching scheme of the employed inverter;
• some problems in the gate drive circuits;
• non-identical turning ON and OFF times or voltage drops in the
conduction state of the employed switches;
• measurement errors in the employed sensors.
Furthermore, it is of importance to mitigate this dc current component
in order to avoid the following impacts [45–48]:
• affecting the operating point of the power transformers along the
distribution network;
• increasing the system losses due to the circulation between the in-
verter phase legs or between the paralleled inverters;
• affecting the normal operation of connected ac motors to the line;
• corrosion problems in the grounding wires.
Several standards have been established in order to consider this is-
sue and limit its effect on the power network elements. For example, in
the IEEE standard 1547-2003 [49] and the Italian standard CEI 0-21 [50],
the injected dc current component shall not exceed 0.5% of the nominal
output current, while the Australian standard AS4777.2 [48] has estab-
lished a limit of 0.5% of the nominal output current or maximum 5 mA.
Accordingly, it is a challenging issue to measure such few milliamperes
within several tens of amperes due to the measurement accuracy, i.e. very
high accuracy current sensor is mandatory, which is usually expensive,
especially if the target is to limit the dc component below the 5 mA limit.
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Voltage source
LCL filterinverter Transformer
Power conditioning stage (PCS)
Figure 1.10: Commonly used structure of a grid-tied photovoltaic (PV) sys-
tem.
1:
1
ip = iac + Idc
iac + Idc
iac
Idc
is=iac
ip = iac + IdcPrimary
Secondary
Figure 1.11: Proposed coupled-inductor-based dc current measurement tech-
nique for grid-tied inverters considering one phase.
Coupled-inductor A
Coupled-inductor B
Current sensor A
Current sensor B
Terminals of B
Terminals of A
Figure 1.12: Implementation of the proposed dc current component measure-
ment technique for a 5 kVA three-phase three-wire grid-tied sys-
tem.
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1.2.2 Proposed DC Current Component Measurement Technique
Several research activities have been conducted in order to address the
issue of limiting the dc current component and fulfilling the standards
requirements, where Paper 1 (see the appended papers) introduces a lit-
erature review of these different research activities. Moreover, in order
to mitigate this dc current component, a new measurement technique is
proposed and analyzed in Paper 1. The proposed technique utilizes a 1:1
coupled-inductor combined with a small range current sensor in order
to extract this component with the highest possible accuracy and lowest
cost and complexity as shown in Figure 1.11.
The principle of operation of this technique, assuming an ideal 1:1
coupled-inductor with a short circuited secondary winding as shown in
Figure 1.11, can be explained as follows: if the current in the primary
winding is ip, which comprises ac and dc components (i.e. ip = iac+ Idc),
then only the ac component (iac) will ideally be induced in the secondary
winding (i.e. is = iac). Hence, if both windings are taken through a hall
effect current sensor as shown in Figure 1.11, only the dc component (Idc)
will be measured. Note that the ac flux coming out from the primary
winding is compensated by the secondary one in the measuring window,
resulting in having only the dc flux in the measuring window. Thus, it is
possible to use a small range hall effect current sensor and measure the
dc component directly with the highest possible accuracy.
1.2.3 Experimental Results
This measurement technique has been used in a 5 kVA three-phase three-
wire grid-tied VSI in order to examine its functionality. Hence, a dc
current component measurement board has been designed and imple-
mented as shown in Figure 1.12. This board comprises two sets of the
proposed dc current measuring unit (A and B), where each set has a 1:1
coupled-inductor combined with a hall effect current sensor in order to
measure the dc component in a 5 kVA three-phase three-wire grid-tied
system. Each coupled-inductor utilizes an RM 14 ungapped ferrite core,
whose material is N41, and a CT 0.4-P hall effect LEM current sensor,
where the nominal measuring range is equal to ±400 mA.
The implemented dc current component measurement board has been
tested separately in order to validate the introduced concept. At first an
ac current is passed through the primary winding, and the current in
the secondary winding and the sensor output are measured as shown
in Figure 1.13a. Then, a small dc current has been passed through the
primary winding, and the current in the secondary winding and the sen-
sor output are measured again as shown in Fig. b. These figures confirm
the proposed concept and shows the possibility of detecting a few mil-
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liamperes of dc current easily and with high accuracy. Note that there is
an RC filter after the sensor output which is increasing the phase angle
of the residual ac component and reducing its amplitude. Moreover, the
low frequency component in the secondary current in Fig. b is due to the
measurement noise in the current probe.
The dc current component is measured twice in the different phases
using a KinetiQ PPA5530 power analyzer with and without the proposed
measurement technique. Figure 1.14 shows the obtained measurements
in which the dc component has been effectively mitigated using the pro-
posed measurement technique.
1.2.4 Summary of the Contribution
In this section, the requirements and challenges behind the elimination
of the low frequency transformer in grid-tied PV inverters have been
explored, highlighting the significance of the injected dc current compo-
nent into the grid. Moreover, the different approaches that can be used in
order to mitigate this current component have been reviewed and due to
the seen demerits behind them, a new measurement technique has been
introduced in this section.
The merits behind this measurement technique are low cost, simplicity,
and high accuracy. Meanwhile, additional current sensors are used, but
these sensors has a small range. Unlike all the conventional measurement
techniques, the proposed one is able to measure the dc component itself,
i.e. it does not predict its value from the measured dc offset between the
inverter outputs.
Finally, note that detailed analysis, design, and control scheme can be
found in Paper 1.
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1.3 modulation of the classical impedance source invert-
ers
Impedance source inverters or single-stage power converters are seen as
an interesting and potential competitive alternative to the two-stage con-
figuration shown in Figure 1.6 [11–18]. These impedance source inverters
have experienced a fast evolution since the first release of the Z-source in-
verter (ZSI) in 2003. This evolution is not limited to improving the struc-
ture of the different topologies but includes also their modulation and
control schemes in order to reinforce their performance from many per-
spectives. Accordingly, many modulation schemes have been proposed
in different research activities, but the entire differences among these
different modulation schemes, including their effect on the switching
losses, are not clear yet to the researchers. Hence, this research activity is
aimed at introducing a comprehensive review of these different modula-
tion schemes employed for the three-phase impedance source inverters,
which is enhanced with a comparative assessment. Moreover, proposing
a new modulation strategy in order to overcome any seem demerits.
1.3.1 Principle of Modulation
The classical impedance source inverters can utilize any of the modula-
tion schemes that can be used with the voltage source inverters (VSIs),
where the only difference is related to the way of inserting the shoot-
through (ST) state to obtain the boosting function. The ST state can be
inserted by converting part or all the equivalent time of the traditional
zero states, i. e. Az1 and Az2 that are shown in Figure 1.15 for the sinu-
soidal modulation (SM) scheme, into a ST one, resulting in three different
methods as follows:
• simple-boost (SB) control;
• constant-boost (CB) control;
• maximum-boost (MB) control,
where for the SB control, the percentages of Az1 and Az2 are bounded by
the minimum height of each area or the peak value of the reference sig-
nals as shown in Figure 1.16a. Meanwhile, under the MB control, Az1 and
Az2 are completely converted into an ST state as shown in Figure 1.16b.
Such full utilization of the zero states, results into higher boosting but
with variable ST duty cycle as the sum of Az1 and Az2 is not constant
during the fundamental period as shown in Figure 1.16b. On the other
hand, under the CB control, most of Az1 and Az2 are converted into ST,
keeping the height of AST constant during the fundamental period in or-
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der to achieve the highest possible boosting with constant ST duty cycle
for the SM schemes as shown in Figure 1.16c.
1.3.2 Review and Classification
In order to highlight the basic differences among the different modula-
tion schemes used with the three-phase impedance source inverters, this
section introduces a classification of these modulation schemes, where
this classification is as summarized in Figure 1.17.
The three-phase impedance source inverter modulation schemes are
basically classified according to the method of achieving the ST state,
where the ST state can be achieved using two methods as follows: through
the three phase-legs simultaneously or through one phase-leg at a time.
Hence, the basic classification of the three-phase ZSIs modulation schemes
is as follows:
I- three-phase-leg ST-based (3P) modulation schemes;
II- single-phase-leg ST-based (1P) modulation schemes,
where each of these two categories, i. e. the 3P and the 1P modulation
schemes, can be divided into two subcategories as follows:
I- continuous modulation schemes;
II- discontinuous modulation schemes.
Then, these two subcategories, i.e. the continuous and the discontinuous
modulation schemes, can be classified into different subcategories de-
pending on the allocated percentage from the zero states equivalent time
to the ST state. From Figure 1.16, depending on the allocated percentage
from Az1 and Az2 to the ST state, the continuous and the discontinuous
modulations can be classified into three subcategories at most as follows:
I- using the SB control as shown in Figure 1.16a;
II- using the MB control as shown in Figure 1.16b;
III- using the CB control as shown in Figure 1.16c.
Finally, it is possible to use different reference signals with the SB, the
MB, and the CB control schemes as illustrated in Figure 1.17. These refer-
ence signals could be taken from the SM [51], the third-harmonic injected
modulation (THM) [52], the SVM [53], the modified SVM (MSVM) [40],
the dc-clamped modulation (DCCM) [54], or the hybrid modulation (HM) [55,
56].
Note that the reference signals of the prior reviewed modulation schemes
in Figure 1.17 are shown in Figure 1.18 for the 3P modulation schemes
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and Figure 1.19 for the 1P modulation schemes. Meanwhile, Paper 2 in
the appended papers introduces a detailed review of these different mod-
ulation schemes and the mandatory equation that can be used in order
to generate these reference signals.
1.3.3 Comparative Assessment
In order to summarize the different modulation schemes, Table 1.1 shows
an equivalent figure for each modulation for the 3P modulation schemes.
Moreover, the average ST duty cycle (DST ) has been presented as well in
order to find out the equivalent voltage gain for each modulation scheme.
Thus, Table 1.1 calculates the normalized fundamental peak phase volt-
age (Vˆϕ1/Vin), the normalized average capacitor voltage (VC/Vin), and
the normalized peak dc-link voltage (vˆdc/Vin) for each modulation scheme
for the 3P modulation schemes. Similarly, Table 1.2 considers the same
prior aspects for the 1P modulation schemes.
According to Table 1.1 and Table 1.2, it can be seen that these modula-
tion schemes can be divided into three groups (G1, G2, and G3), where
each group of modulation schemes has the same average ST duty cycle,
i.e. the same voltage gain capability.
Figure 1.20a shows the variation of vˆdc/Vin versus the variation of
Vˆϕ1/Vin, while Figure 1.20b shows the variation of vˆdc versus the vari-
ation of Vin for a constant output fundamental RMS phase voltage (Vϕ1)
of 220 V . Moreover, Figure 1.20c shows the variation of the normalized
average capacitor voltage VC/Vin versus the variation of Vˆϕ1/Vin.
Note that a detailed comparison among these different modulation
schemes can be found in Paper 3 in the appended papers.
1.3.4 Improved Modulation Schemes
From the prior discussions, several modulation schemes can be utilized
to modulate the three-phase qZSIs and the other equivalent topologies,
where several demerits exist behind the use of these conventional modu-
lation strategies, such as:
• high number of commutations;
• multiple commutations at a time;
• high effective switching frequency, which is affecting only the impedance
network requirements, but not the output ac filter;
• complicated generation of the gate signals due to the utilization of
five reference signals;
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• continuous commutation during the fundamental cycle with high
current level in some modulation strategies.
Furthermore, some of these modulation strategies result in a low fre-
quency component in the input dc side currents and voltages due to the
variation of the ST duty cycle, which results in a higher passive element
requirements to minimize the effect of this low frequency component on
the output ac side. Note that depending on the employed modulation
strategy, some of the prior demerits do not exist.
Hence, with the aim of improving the conventional continuous mod-
ulation schemes, two modified SVM (MSVM) schemes are proposed for
the three-phase qZSIs, called 1P/SB/MSVM and 1P/MB/MSVM. It is
worth to note that these modulation strategies are applicable for other
equivalent topologies that use the same conventional modulation strate-
gies.
As a consequence of using the proposed MSVM schemes with the
three-phase qZSIs, more positive aspects can be gained as follows:
• simpler generation of the gate signals due to the utilization of three
reference signals only;
• effectively reduced number of switch commutations, resulting in
reduced switching losses;
• single commutation at a time;
• constant ST duty cycle using the SB modulation scheme, i.e. no low
frequency component in the input dc side;
• the B6-bridge switches are commutating at high current levels for
one-third of the fundamental cycle;
• improved converter efficiency as a consequence of the reduced com-
mutations.
1.3.4.1 Proposed 1P/SB/MSVM Scheme
The 1P/SB/MSVM scheme, whose reference signals are as shown in Fig-
ure 1.21, utilizes only three reference signals (v∗a, v∗b, and v
∗
c) in order to
modulate the three-phase qZSI. These reference signals can simply be
generated from the conventional sinusoidal or SVM ones, where similar
reference signals have been studied for the discontinuous operation of
the VSIs in [57, 58]. Note that the generation of these reference signals is
discussed in Paper 4.
Using the proposed 1P/SB/MSVM Scheme, the three-phase qZSI is
modulated in the conventional way like the VSI by comparing v∗a, v∗b,
and v∗c with the carrier signal. In addition to that, in order to obtain the
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ST periods, Sa,u is maintained ON when v∗a is larger than or equal to
v∗b and v
∗
c, Sb,u is maintained ON when v∗b is larger than or equal to v
∗
a
and v∗c, and finally Sc,u is maintained ON when v∗c is larger than or equal
to v∗a and v∗b. In other words, Sa,u is turned ON when v
∗
a is larger than
or equal to the carrier signal or larger than or equal to v∗b and v
∗
c, while
Sa,l is turned ON when v∗a is smaller than the carrier signal. This can be
interpreted as follows:
Sa,u → ON→ if

(v∗a > Carrier)
OR
(v∗a > v∗b) & (v
∗
a > v
∗
c)
Sa,l → ON→ if (v∗a < Carrier)
Note that as a consequence of using the proposed 1P/SB/MSVM Scheme,
each switch of Sa,u, Sb,u, and Sc,u is continuously conducting for one-
third of the fundamental period, resulting in less number of commuta-
tions compared to the standard SVM. Hence, the gained merits of using
such modulation scheme are as follows:
• reduced number of switch commutations compared to the conven-
tional modulation strategies;
• single commutation at a time;
• the effective switching frequency of the upper switches is equal to
two-third of the carrier frequency;
• the effective switching frequency of the lower switches is equal to
the carrier frequency;
• simple generation of the gating signals as the reference signals are
compared to each others in order to force a certain switch to be
maintained ON for a certain period;
• constant ST duty cycle.
Finally, it is worth to note that all the mathematical derivations con-
cerning this modulation scheme can be found in Paper 4, where this
scheme can be classified under group G2 modulation schemes (see Fig-
ure 1.20).
1.3.4.2 Proposed 1P/MB/MSVM Scheme
The 1P/MB/MSVM scheme uses similar reference signals to the afore-
mentioned 1P/SB/MSVM scheme as shown in Figure 1.22 to modulate
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the three-phase qZSI. Meanwhile, the generation of the gate signals is
quite different as all the zero states have been used as ST ones.
Using the proposed 1P/MB/MSVM scheme, the three-phase qZSI is
modulated in the conventional way like the VSI by comparing v∗a, v∗b,
and v∗c with the carrier signal. In addition to that, part of the ST periods
is obtained as follows: Sa,u is maintained ON when v∗a is larger than or
equal v∗b and v
∗
c, Sb,u is maintained ON when v∗b is larger than or equal v
∗
a
and v∗c, and finally Sc,u is maintained ON when v∗c is larger than or equal
v∗a and v∗b. Meanwhile, the remaining part of the ST periods is obtained
as follows: Sa,l is maintained ON when v∗a is smaller than or equal v∗b
and v∗c, Sb,l is maintained ON when v∗b is smaller than or equal v
∗
a and
v∗c, and finally Sc,l is maintained ON when v∗c is smaller than or equal v∗a
and v∗b. In other words, Sa,u is turned ON when v
∗
a is larger than or equal
the carrier signal or larger than or equal v∗b and v
∗
c, while Sa,l is turned
ON when v∗a is smaller than the carrier signal or smaller than or equal
v∗b and v
∗
c. This can be interpreted as follows:
Sa,u → ON→ if

(v∗a > Carrier)
OR
(v∗a > v∗b) & (v
∗
a > v
∗
c)
Sa,l → ON→ if

(v∗a < Carrier)
OR
(v∗a < v∗b) & (v
∗
a < v
∗
c)
As a consequence of using the proposed 1P/MB/MSVM scheme, the
following merits are obtained:
• further reduction in switch commutations compared to the afore-
mentioned proposed 1P/SB/MSVM scheme;
• single commutation at a time;
• the effective switching frequency of the B6-bridge is equal to two-
third of the carrier frequency;
• the ST period is inserted twice inside each switching cycle;
• the impedance network sees twice the switching frequency, result-
ing in a reduction in the high frequency component;
• reduced voltage stresses due to the full conversion of the zero states
into ST states;
• simple generation of the gating signals.
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Vin 200 V Lf 1 mH f1 50 Hz
Vϕ1 110
√
2 V Cf 10 µF fs 20 kHz
L 1.7 mH C1 60 µF C2 60 µF
Table 1.3: Parameters of the 1 kVA Three-Phase quasi-Z-Source Inverter
(qZSI) Experimental Prototype
Meanwhile, the following demerits exist:
• variable ST duty cycle;
• low frequency component in the impedance network voltages and
currents, resulting in higher inductance and capacitance require-
ments in order to mitigate its effect on the ac side,
where these demerits exist for the conventional MB-based modulation
schemes.
It is worth to note that the MB-based modulation schemes are seen
to be more beneficial in high speed drives, in which a high fundamen-
tal frequency is needed [59, 60]. Finally, note that all the mathematical
derivations concerning this modulation scheme can be found in Paper 4,
where this scheme can be classified under group G3 modulation schemes.
1.3.4.3 Experimental Validation
For the sake of validating the functionality of the proposed modulation
schemes, a 1 kVA three-phase qZSI, whose circuit diagram is shown in
Figure 1.23, has been implemented as shown in Figure 1.24, where the
parameters of this prototype are given in Table 1.3. Note that further de-
tails about the design and the selection of these parameters are available
in Paper 4.
This prototype has been tested using the conventional 3P/SB/SVM
scheme and the obtained results are as shown in Figure 1.25a, in which
the dc-link voltage (vdc), the voltage across Cn1 (vC1), the inductor current
(iL), and the load current (ila) are shown. Moreover, Figure 1.25b shows
a zoom of these results for four switching cycles. Then, the same proto-
type has been tested again using the proposed 1P/SB/MSVM scheme
and the same results, introduced before, are shown in Figure 1.25c and
Figure 1.25d. These figures verify the simulation results and confirm the
prior reported analysis.
In order to test the proposed 1P/MB/MSVM scheme using this pro-
totype, the fundamental frequency (f1) has been increased to 200 Hz,
and the obtained results are shown in Figure 1.26. The fundamental
frequency has been increased in order to avoid the need of a bulky
impedance network.
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Figure 1.24: 1 kVA three-phase quasi-Z-Source Inverter (qZSI).
It is worth to note that the merit behind single commutation of the pro-
posed modulation strategies can be noticed by comparing Figure 1.25d
and Figure 1.26b with Figure 1.25b. Those figures show that the conven-
tional 3P/SB/SVM scheme results in higher voltage spikes across the dif-
ferent switches, leading to the mandatory use of higher voltage switches
or using snubber circuits, which will lead to a lower efficiency.
Finally, the efficiency has been measured for the prior three modula-
tion schemes, where the obtained results are as shown in Figure 1.27.
This figure confirms the merit of having a reduced number of commu-
tations, where higher efficiency can be reached. Note that in this figure,
the conventional 3P/SB/SVM and the proposed 1P/SB/MSVM schemes
are utilizing the same parameters given in Table 1.3, while the proposed
1P/MB/MSVM scheme uses different value of f1, which is 200 Hz, and
the other parameters are the same.
1.3.5 Experimental Assessment of the State-of-the-Art Modulation Schemes
From the prior discussions, it can be seen that the modulation schemes
under group G2, including the proposed 1P/SB/MSVM scheme, repre-
sent the state-of-the-art modulation schemes for the three-phase impedance
source inverters. This is due to the high voltage stresses related to group
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Figure 1.27: Measured efficiency of the three-phase 1 kVA quasi-Z-Source In-
verter (qZSI) using different modulation strategies at different
loading conditions. Note that the conventional 3P/SB/SVM and
the proposed 1P/SB/MSVM schemes are utilizing the same pa-
rameters given in Table 1.3, while the proposed 1P/MB/MSVM
scheme uses different value of f1, which is 200 Hz, and the other
parameters are the same.
Input dc voltage (Vin) 400 V
Impedance network Ln 0.3 mH
Output RMS phase voltage (Vϕ1) 220 V
Fundamental frequency (f1) 50 Hz
Impedance network Cn 20 µF
Switching frequency (fs) 50 kHz
Inductance of the output LC filter (Lf) 1.0 mH
Capacitance of the output LC filter (Cf) 4.7 µF
Table 1.4: Parameters of the 3 kVA Z-Source Inverter (ZSI)
G1 and the limited applications of group G3. Hence, a 3 kVA three-phase
Z-source inverter (ZSI), whose equivalent circuit is shown in Figure 1.28,
is designed and implemented experimentally as shown in Figure 1.29
for group G2, where its parameters are listed in Table 1.4. Note that fur-
ther details about the design and the selection of these parameters are
available in Paper 3.
This prototype has been implemented in order to measure the con-
version efficiency for the different modulation schemes under group G2.
Note that due to the equivalence between the THM and the SVM schemes,
and the +DCCM and the -DCCM schemes, only the SVM and the +DCCM
schemes are considered in this assessment. Thus, the following mod-
ulation schemes are considered in this experimental assessment: 3P/S-
B/SVM, 3P/CB/SM, 3P/SB/+DCCM, 1P/SB/SVM, 1P/SB/MSVM, and
1P/SB/+DCCM schemes.
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Figure 1.29: 3 kVA three-phase Z-Source Inverter (ZSI).
Figure 1.30-1.32 show the obtained experimental results for the 3P/S-
B/SVM, the 3P/CB/SM, and the 3P/SB/+DCCM schemes respectively,
while Figure 1.33-1.35 show the obtained experimental results for the
1P/SB/SVM, the 1P/SB/MSVM, and the 1P/SB/+DCCM schemes re-
spectively. For each modulation scheme, the dc-link voltage (vdc), the ca-
pacitor voltage (vC), the output phase current, and the inductor current
(iL) are shown. Note that a zoom for one switching cycle is shown for
each modulation scheme and the non-linearity in the inductor current is
due to the non-linear property of the used core.
From Figure 1.32 and Figure 1.34, it can be seen that one ST pulse
is inserted during each switching cycle using the 3P/SB/+DCCM and
the 1P/SB/MSVM schemes, which corresponds to an effective switching
frequency of fs for the impedance network passive components. Mean-
while, Figure 1.30 and Figure 1.31 show that the 3P/SB/SVM and the
3P/CB/SM schemes introduce two ST pulses during each switching cy-
cle, where the latter scheme has unequal pulses due to the utilization of
time-varying additional reference signals. On the other hand, comparing
the inductor current in Figure 1.33 and Figure 1.35 for the 1P/SB/SVM,
and the 1P/SB/+DCCM schemes respectively shows that both schemes
introduce a variable effective switching frequency due to the variation
of the ST duty cycle during the fundamental cycle. Moreover, the latter
scheme, i.e. the 1P/SB/+DCCM scheme shown in Figure 1.35, has higher
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Figure 1.36: Measured efficiency of the modulation schemes under group G2.
peak-to-peak inductor current ripple compared to the the 1P/SB/SVM
scheme shown in Figure 1.33. This is due to the variation of the effec-
tive switching frequency between 3fs and 4fs for the 1P/SB/+DCCM
scheme, unlike the 1P/SB/SVM scheme, in which the effective switch-
ing frequency varies between 3fs and 6fs. Note that a detailed discussion
concerning the effective switching frequencies can be found in Paper 3.
Finally, the conversion efficiency has been measured using a KinetiQ
PPA5530 power analyzer, where the obtained measurements are shown
in Figure 1.36. From Figure 1.36, it can be seen that the proposed 1P/S-
B/MSVM scheme has the highest conversion efficiency among the differ-
ent modulation schemes under group G2 due to the reduced number of
switch commutations.
1.3.6 Summary of the Contribution
In this section, the different modulation schemes of the classical impedance
source inverters have been reviewed and compared to each other, where
further details can be found in Paper 2 and Paper 3. Moreover, due to the
seen demerits behind the conventional modulation schemes, new mod-
ulation strategies have been introduced for the sake of enhancing the
performance of the classical impedance source inverters. The detailed
discussion concerning these new modulation strategies can be found in
Paper 4.
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1.4 partial-load operation of the qzsi
Despite the attractive exploitation of the quasi-Z-source inverter (qZSI)
in many applications, it suffers from an inferior performance at partial
load operation, which arises from the variation of the dc-link voltage
(vdc) between three voltage levels, unlike the normal operation, under
which vdc pulsates between two voltage levels only. Hence, this research
activity is concerned with the study of this inferior performance and the
possible strategies to overcome it and enhance the performance of the
qZSI under wide range of operation.
1.4.1 Normal Operation
As discussed before, the three-phase quasi-Z-source inverter (qZSI) shown
in Figure 1.7b uses the shoot-through (ST) state in order to obtain the
boosting capability within the inversion operation. During this ST-state,
the inverter bridge is equivalent to a short-circuit and the dc-link volt-
age (vdc) is equal to zero as shown in Figure 1.37. On the other hand,
during the non-ST states, i.e. the conventional active and zero states, the
inverter bridge acts as a current source and vdc is equal to its peak value,
i.e. vdc = vˆdc, as depicted in Figure 1.37.
In order to fulfil such operation, many modulation schemes can be
utilized, where the proposed 1P/SB/MSVM scheme in the previous sec-
tion, whose reference signals are shown in Figure 1.21, is utilized in this
section.
1.4.2 Operation Under Partial-Load
The qZSI normal operation implies that the dc-link voltage (vdc) pul-
sates between two voltage levels, where the first one is the zero volt-
age level which occurs during the ST state, while the other one is the
peak voltage level, which occurs during the non-ST states as shown in
Figure 1.37. Meanwhile, under partial load conditions, the peak voltage
level is divided into two regions with different voltage levels as shown in
Figure 1.38, which results in an inferior operation in terms of increasing
the voltage stresses across the switches and also distortion of the output
ac voltage.
This operation can be clarified as follows: as long as the impedance
network diode (Dn) is ON, which must occur during the non-ST states,
the dc-link voltage (vdc) must be equal to the sum of vCn1 and vCn2 , i.e.
(vdc = vCn1 + vCn2), which is similar to the normal operation. Meanwhile,
if Dn is OFF during the non-ST states, vdc is equal to vCn1 which is equal
to (Vin + vCn2), assuming negligible voltage drops across Ln1 and Ln2.
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Figure 1.38: Equivalent circuit of the three-phase qZSI when iˆo is equal to
2iin. This scenario occurs during partial load operation.
Such scenario occurs when the peak value of the output phase current
(iˆo) is equal to 2iin. Then, 2iin remains equal to iˆo as shown in Figure 1.38,
being iin is the input current which is equal to the current through Ln1
and Ln2. Note that a negligible load current ripple is assumed, which
results in negligible voltages across Ln1 and Ln2 when Dn is OFF during
the non-ST states. Hence, if the load current ripple is not negligible, vdc
is equal to (vCn1 + vLn1), which is also equal to (Vin + vCn2 + vLn2).
1.4.3 Extension of the qZSIs Operating Range
In order to enhance the performance of the qZSI operation under light
load condition, this section discusses all the possible solutions that can
be utilized for the sake of extending the operating range of the qZSI
without affecting the impedance network inductance requirements at full
load. These solutions are as follows:
• replacing the impedance network diode (Dn) with an active switch
(Sn);
• increasing the impedance network effective switching frequency
(fn,eff) at partial load operation;
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2iin under partial load condition using an active switch (Sn)
instead of the impedance network diode (Dn). Note that Sn is
turned ON during the non-ST states and turned OFF during the
ST state in order to avoid short circuiting the impedance network
capacitors.
• using a non-linear choke for Ln1,2,
where the first solution, i.e. replacingDn with Sn, is the conventional one,
while the remaining solutions are proposed in this work. Note that the
non-linear choke is an extended design of the choke utilizing its intrinsic
non-linearity within the operating range.
1.4.3.1 Replacing Dn with an Active Switch (Sn)
A conventional approach that is usually used in order to avoid the poor
performance of the qZSI under light load condition is the replacement of
the impedance network diode (Dn) with an active switch (Sn), where this
switch is turned ON during the non-ST states [61, 62]. Thus, the dc-link
voltage (vdc) is forced to be equal to the sum of vCn1 and vCn2 during the
entire non-ST period as shown in Figure 1.39.
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It is worth to note that such utilization of a controlled switch allows
also a bidirectional power flow capability. Meanwhile, two demerits arise
as a consequence: the first demerit is the need of generating an additional
control signal, while the second one is the mandatory need of generating
a dead-time between the gate signal of Sn and the ST-state as shown
in Figure 1.39 in order to avoid any short circuit across the impedance
network capacitors.
1.4.3.2 Increasing the Impedance Network Effective Switching Frequency (fn,eff)
at Partial Load
One of the simple approaches that can be used in order to extend the
qZSI operation is to increase the effective switching frequency of the
impedance network (fn,eff) at light load condition in order to minimize
the inductors peak-to-peak current ripples. Thus, the peak value of the
output phase current (iˆo) stays smaller than twice the minimum value of
the inductor current.
Such increase in fn,eff can be achieved using two approaches. The first
approach, which is a straight forward one, is increasing the carrier fre-
quency itself. Meanwhile, the second approach keeps the same carrier fre-
quency but changes the used modulation scheme to another one, where
fn,eff is much higher [63, 64].
Note that Paper 3 introduces a comparative assessment among the dif-
ferent modulation schemes, at which the effective switching frequency
of the impedance network under each modulation scheme can be found.
1.4.3.3 Using a Non-Linear Choke for Ln1,2
An interesting and relevant passive solution that can be used in order to
extend the operating range of the qZSI is the utilization of a non-linear
choke, such as Magnetics Inc Kool Mµ [65]. As it is well know, this non-
linear choke is characterized by its variable inductance versus the dc bias
variation as shown in Figure 1.40 for the Kool Mµ 77109A7 toroid core
with 75 turns. Figure 1.40 shows that for lower dc bias levels, the non-
linear choke has a high inductance, while the choke inductance is lower
at higher dc bias levels. Hence, it is possible to design a non-linear choke
in order to have a certain value of the inductance at the desired partial
load power. Note that the efficiency of a non-linear choke is higher than
the efficiency of a linear choke of the same inductance value [66].
It is worth to note that the design procedure using a non-linear choke
is available in Paper 5.
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Figure 1.40: Estimated inductance variation of a Kool Mµ 77083A7 toroid
core from Magnetics Inc with 75 turns. Note that Y represents
the desired linear choke value at full load conditions, while X
represents the desired linear choke value in order to ensure an
intended operating range for the 3 kVA system whose parameters
are listed in Table 1.5.
Vin 400 V Vϕ 220 V M 0.7951
fs 60 kHz Ln1,2 0.37 mH Cn1,2 20 µF
f1 50 Hz Lf,abc 1.0 mH Cf,abc 4.7 µF
Table 1.5: Parameters of the 3 kVA Three-Phase qZSI Prototype
1.4.4 Experimental Results
In order to verify the prior analysis and discussions, a 3 kVA three-phase
qZSI prototype, whose parameters are listed in Table 1.5, is utilized. Note
that the detailed design is available in Paper 5.
This three-phase qZSI is desired to be operated at a partial load of
1 kW as minimum power level with a unity power factor. Thus, accord-
ing to Paper 5, the desired inductance must be increased to be 0.65 mH.
Hence, it is not recommended to use the designed impedance network
inductance value, i.e. 0.37 mH in Table 1.5, at 1 kW as it results in an infe-
rior performance as shown in Figure 1.41. Figure 1.41a shows the dc-link
voltage (vdc), the voltage across Cn1 (vCn1), and the current through Ln1
(iin) at full load, while the same results are shown again in Figure 1.41b
at partial load, where the output power is equal to 1 kW. Comparing
Figure 1.41a and Figure 1.41b confirms the prior discussion about the
inferior performance of the qZSI under partial load condition. Note that
the prior shown results in Figure 1.41 are based on the 1P/SB/MSVM
scheme shown in Figure 1.21.
In order to overcome such poor performance, the mentioned approaches
can be utilized. Figure 1.42 shows the same partial load results using
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vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
Figure 1.42: Partial load results of the 3 kVA qZSI using an increased effec-
tive switching frequency of the impedance network under the
3P/SB/SVM scheme. In this result, the dc-link voltage (vdc), the
voltage across Cn1 (vCn1), and the current through Ln1 (iin) are
shown. Note that the output power is equal to 1 kW and the
effective switching frequency is equal to 120 kHz.
vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
Figure 1.43: Partial load results of the 3 kVA qZSI using a non-linear choke.
In this result, the dc-link voltage (vdc), the voltage across Cn1
(vCn1), and the current through Ln1 (iin) are shown. Note that
the output power is equal to 1 kW and the used non-linear choke
is a Kool Mµ 77109A7 toroid core from Magnetics Inc with 75
turns, where Fig 1.40 shows its inductance variation versus the
dc bias.
1.4 partial-load operation of the qzsi 61
an increased effective switching frequency of the impedance network
(fn,eff) under the 3P/SB/SVM scheme, where fn,eff = 120 kHz. Mean-
while, Figure 1.43 considers the non-linear choke solution, where a Kool
Mµ 77109A7 toroid core from Magnetics Inc with 75 turns. Note that this
core has been selected and designed with this number of turns in order
to ensure a proper operation for the qZSI within the desired range, i.e.
1 to 3 kW, where the minimum and the maximum operating points are
highlighted in Figure 1.40. These results confirm the prior discussions
and verify the importance of the proposed solutions in order to improve
the performance of the qZSI for a wide range of operation.
1.4.5 Summary of the Contribution
In this section, the light-load operation of the impedance source inverters
have been discussed considering the qZSI. Then, the possible solutions
that can be utilized in order to obtain a wide range of operation have
been explored, where two of these solutions are proposed in this research
activity.
It is worth noting that the optimal design of an impedance source
inverter shall combine the utilization of a non-linear choke with the pos-
sibility of switching among the different modulation schemes in order to
cover a wide range of operation with highest possible performance.
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1.5 split-source inverter (ssi)
Classical impedance source inverters require an additional switching
state out of the conventional eight states, besides having a discontinuous
dc-link voltage and utilizing more than four passive elements. Hence,
this work proposes a different topology called the split-source inverter
(SSI) as shown in Figure 1.44. This topology utilizes a reduced passive
element-count compared to the traditional Z-source inverter (ZSI), in ad-
dition to a diode for each inverter leg. The advantages of the proposed
topology, compared to the ZSI, are: a continuous input current, a stan-
dard modulation strategy that employs the same eight states of the volt-
age source inverter, a constant inverter voltage with a low frequency
component. This topology is derived by integrating a boost converter
into a three phase voltage source inverter (VSI), by connecting the boost
inductor to the switching nodes of the inverter legs via diodes.
1.5.1 Three-Phase SSI
1.5.1.1 Operation
The three-phase SSI, shown in Figure 1.44, uses the same B6-bridge of
the conventional three-phase VSI and considers the same standard eight
states. This inverter uses at least one of the lower switches (Sabc,l) is ON
to charge the inductor Ln, where seven different states exist as shown
in Figure 1.45a. Meanwhile, it uses only one state to discharge Ln and
charge the inverter dc-link capacitor (Cn) as shown in Figure 1.45b, under
which all the upper switches (Sabc,u) are ON, i. e. state 111.
1.5.1.2 Modulation
The operation of the three-phase SSI described before does not require
any special pulses to be generated or modifications of the standard mod-
Sb,u Sc,uSa,u
Sb,l Sc,lSa,l
Vin
va
vb
vc
Dn,a
vdc
Dn,b
Dn,c
Cn
Ln
iin
vsw
Figure 1.44: Proposed three-phase split-source inverter (SSI).
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Figure 1.45: Equivalent circuit of the SSI during the charging and the dis-
charging of Ln neglecting the load conditions.
ulation schemes of the traditional three-phase VSI for its basic operation.
Hence, the same modulation schemes of the VSI can be applied to the SSI,
where the space vector modulation (SVM), whose reference signals are
depicted in Figure 1.46a, is utilized in order to explain the idea behind
the basic modulation of the SSI.
According to Figure 1.45 and Figure 1.46, Ln is charged when at least
one of the three reference signals (v∗abc) is smaller than the carrier sig-
nal. The explanation can be simplified by considering a virtual envelope
representing the negative peaks of the reference signals, i. e. min(v∗abc),
where the operation of the SSI can be simplified as follows: when this
envelope (min(v∗abc)) is smaller than the carrier signal, Ln is charging as
shown in Figure 1.45a, and when this envelope is larger than the carrier
signal, Ln is discharging and the dc-link capacitor (Cn) is charging as
shown in Figure 1.45b.
Note that due to the variation of the virtual envelope representing the
negative peaks of the reference signals, i. e. min(v∗abc), a low frequency
component appears in the dc side currents and voltages, where the math-
ematical derivations of the SSI under the SVM and the other traditional
modulation schemes are discussed in Paper 6.
The low frequency component in the inductor current and the inverter
voltage using the aforementioned modulation schemes is important. This
low frequency component can be eliminated by fixing the duty cycle
D. This can be done by recalling the switching pattern of the SVPWM
scheme during any sector shown in Figure 1.47a, where Ts is the sam-
pling time, Ta and Tb are the sector two equivalent active states times,
and Tz is the zero states equivalent time. Hence, redistributing the zero
states equivalent time without affecting the active states time is the key
point. The discharging time tx of the inductor Ln is fixed to the mini-
mum value of the zero state equivalent time (Tzm) during any sector as
shown in Figure 1.47b, where the remaining zero states time is assigned
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Figure 1.48: Equivalent reference signals of the MSVM scheme.
Modulation
Vin Lf Cf Rload fs f1 M
Ln Cn
schemes (mH) (µF)
SVM
10
0
V
1
m
H
60
µ
F
13
.5
Ω
10
kH
z
50
.0
H
z
0.5892 3.2 120
SM 0.6804 7.9 590
THM 0.5892 4.3 170
BTHM 0.7415 4.3 170
MSVM 0.7293 1.6 120
Table 1.6: Parameters of the 2 kW Three-Phase Split-Source Inverter (SSI) for
the Space Vector Modulation (SVM), the Sinusoidal Modulation
(SM), the Third-Harmonic Modulation (THM), the Biased THM
(BTHM), and the Modified SVM (MSVM) schemes
to the other zero state. Figure 1.76a shows that the lower virtual envelop
is constant, where the duty cycle D is now fixed and equal to M.
Note that the low frequency component in the dc side, which exist
using the traditional modulation scheme, is eliminated using the MSVM
scheme, where all the mathematical derivation of the SSI under the MSVM
is discussed in Paper 6.
1.5.1.3 Experimental Results
A 2 kW prototype is designed and implemented as shown in Figure 1.49
to examine the operation of the three-phase SSI under the different mod-
ulation schemes. The parameters of this three-phase SSI are summarized
in Table 1.6, where the design procedure can be found in Paper 6.
Figure 1.50 to Figure 1.54 report the main waveforms recorded with the
different modulation schemes, where the space vector modulation (SVM),
the sinusoidal modulation (SM), the third-harmonic modulation (THM),
the biased THM (BTHM), and the modified SVM (MSVM) schemes are
considered.
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Figure 1.49: 2 kW three-phase split-source inverter (SSI).
5 ms/Div
vdc (50 V/Div)
iL (10 A/Div)
ia (10 A/Div)
Figure 1.50: Experimental results of the three-phase SSI at full-load using the
space vector modulation (SVM) scheme, where the dc-link volt-
age (vdc), the load current (ia), and the inductor current (iL) are
shown.
These experimental results shed the light on the value of the low fre-
quency component in the inductor current and the inverter voltage using
the traditional modulation schemes. This low frequency component is
very high in the SM scheme compared to the other modulation schemes,
which makes it practically difficult to use the SM scheme due to the high
passive components requirements using this scheme. On the other hand,
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5 ms/Div
vdc (50 V/Div)
iL (10 A/Div)
ia (10 A/Div)
Figure 1.51: Experimental results of the three-phase SSI at full-load using the
sinusoidal modulation (SM) scheme, where the dc-link voltage
(vdc), the load current (ia), and the inductor current (iL) are
shown.
5 ms/Div
vdc (50 V/Div)
iL (10 A/Div)
ia (10 A/Div)
Figure 1.52: Experimental results of the three-phase SSI at full-load using the
third-harmonic modulation (THM) scheme, where the dc-link
voltage (vdc), the load current (ia), and the inductor current (iL)
are shown.
this undesired component is eliminated using the MSVM scheme, where
much lower passive elements are required compared to the other modu-
lation schemes.
1.5.2 Single-Phase Operation of the SSI
The single-phase SSI has been first studied in [67], where this work
introduces an alternative unidirectional single-phase SSI configuration
as shown in Figure 1.55 and an evaluation of its performance. More-
over, a comparative study with the two-stage architecture using a boost
converter-fed single-phase full-bridge voltage source inverter (VSI) and
the single-phase quasi-Z-source inverter (qZSI) is introduced as well.
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5 ms/Div
vdc (40 V/Div)
iL (10 A/Div)
ia (10 A/Div)
Figure 1.53: Experimental results of the three-phase SSI at full-load using the
biased third-harmonic modulation (BTHM) scheme, where the
dc-link voltage (vdc), the load current (ia), and the inductor cur-
rent (iL) are shown.
5 ms/Div
vdc (50 V/Div)
iL (10 A/Div)
ia (10 A/Div)
Figure 1.54: Experimental results of the three-phase SSI at full-load using the
modified space vector modulation (MSVM) scheme, where the
dc-link voltage (vdc), the load current (ia), and the inductor cur-
rent (iL) are shown.
In this configuration, the input dc source is connected to the positive
point of the dc-link and the diodes are reversed. Such configuration with
the single-phase operation gives the possibility of using two common-
cathode diodes in a single device as an alternative solution to the two sep-
arate diodes, i.e. it is possible to use a common-cathode dual-diode pack-
age or two separate diodes. The merit behind the common-cathode pack-
age is to achieve less parasitic inductance in the commutation path of
these diodes, resulting in less voltage spikes across the different switches
and enhancing the performance of the SSI. It is worth to note that using
MOSFETs as discussed in [67] with the proposed configuration in Fig-
ure 1.55 does not require any extra isolated gate drives and thereby no
extra cost.
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Vin
Figure 1.55: An alternative configuration of the single-phase split-source in-
verter (SSI), in which two common-cathode diodes in a single-
device or two separate diodes can be used.
1.5.2.1 Operation and Modulation
The utilized single-phase SSI configuration, shown in Fig. 1.55, has a
similar operation as the three-phase one. This single-phase SSI uses the
standard B4-bridge and considers its standard four switching states to
achieve the boosting operation within the inversion one. The inductor
(Ln) charges when at least one of the upper switches, i.e. Sx,u and Sy,u,
is ON. This corresponds to three different switching states, where Ln
is charging during the two active states and one of the two zero states,
when the two upper switches (Sxy,u) are simultaneously ON. Meanwhile,
it uses the remaining zero state, when the lower switches (Sxy,l) are si-
multaneously ON, to discharge Ln and charge the capacitor Cn.
Such operation can be achieved using the standard sinusoidal modula-
tion (SM) scheme shown in Figure 1.56a, which is a common three-level
modulation technique used for the single-phase VSI. Thus, according to
Figure 1.56a, Ln charges when the envelope defined by max(v∗x, v∗y) is
higher than the carrier signal. When this condition is not satisfied, Ln
discharges through the antiparallel diodes of the lower switches into Cn.
This envelope, defined by max(v∗x, v∗y) in Figure 1.56a, is continuously os-
cillating, resulting in an oscillating duty cycle of charging and discharg-
ing L, i.e. it increases the low frequency component at the dc side voltage
and current. Moreover, it gives high voltage stresses as discussed before
for the three-phase SSI. Thus, the SM scheme, shown in Figure 1.56a,
is modified as shown in Figure 1.56b, where the modified SM (MSM)
scheme is introduced to have a constant duty cycle of charging and dis-
charging Ln, and lower voltage stresses by fixing the minimum value of
the reference signals at the minimum value of the carrier signal.
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Figure 1.56: Alternative single-phase split-source inverter (SSI) modulation
schemes for one fundamental cycle of time T1. (a) Sinusoidal
modulation (SM) scheme reference and carrier signals; and
(b) modified SM (MSM) scheme reference and carrier signals,
where M = 0.75 and the modulation-to-fundamental frequency
ratio Mf = 9.
1.5.2.2 Modulation Using Triangular and Sawtooth Carriers
As mentioned before, the SSI suffers from the high frequency commuta-
tion problem of its input diodes. For the single-phase SSI shown in Fig-
ure 1.55, each of the two input diodes is continuously conducting with
different current values for half of the fundamental period, while the
other one is continuously commutating during this period. This can be
clarified considering one switching cycle as shown in Figure 1.57, where
this figure shows the transitions between three different states during
one switching cycle using the triangular carrier.
According to Figure 1.57, Dx is always conducting, while Dy is com-
mutating. Figure 1.57 shows that Dy turns OFF twice in each switch-
ing cycle. The first turning OFF instant in Figure 1.57 occurs during the
charging period with different current values as it depends on the inter-
section point of the oscillating lower envelope, defined by (min(v∗x, v∗y)),
with the carrier signal. Meanwhile, the second turning OFF instant in
Figure 1.57 occurs at the end of the discharging period with a constant
current value equal to half of the inductor current minimum value as
it depends on the intersection point of the constant upper envelope, de-
fined by (max(v∗x, v∗y)), with the carrier signal.
These high frequency commutations of the input diodes represent ad-
ditional losses due to the reverse recovery losses of these diodes. More-
over, the reverse recovery current of these input diodes represents addi-
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Figure 1.57: One switching cycle of the modified sinusoidal modulation
(MSM) scheme using the triangular carrier, where M = 0.75 and
Mf = 300.
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Figure 1.58: One switching cycle of the modified sinusoidal modulation
(MSM) scheme using the trailing-edge sawtooth carrier, where
M = 0.75 and Mf = 300.
tional conduction losses in the other switches. It is worth to note that
this commutating current in the diodes corresponds to the commutat-
ing current in the switches. Hence, reducing this current results in lower
switching losses.
According to the prior discussions, it is expected that the sawtooth car-
rier will result in one diode commutation per switching cycle as shown
in Figure 1.58 and Figure 1.59. These figures show that Dy turns OFF
once in each switching cycle. Hence, the sawtooth carriers reduce the
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Figure 1.59: One switching cycle of the modified sinusoidal modulation
(MSM) scheme using the trailing-edge sawtooth carrier, where
M = 0.75 and Mf = 300.
number of the input diodes commutations by half. Comparing between
Figure 1.58 and Figure 1.59 shows that the leading-edge sawtooth carrier
results in the lowest possible turning OFF current of the commutating
diode (i.e. Dy in this case), as it turns OFF at the end of the discharging
period, in which the input current reaches its lowest value. Thus, using
the leading-edge sawtooth carrier achieves the diodes commutations at
half of the inductor current minimum value (i.e. 0.5min(iin)) and re-
duces the input diodes commutations by half if the same switching fre-
quency is used. Furthermore, using the leading-edge sawtooth carrier in
a discontinuous conduction mode (DCM) of the inductor current results
in zero commutating current of these input diodes as the minimum value
of the inductor current in this case equal to zero.
Hence, the following features exist as a consequence of using the saw-
tooth carrier instead of the triangular carrier:
• reduced number of commutations of the input diodes by half;
• lowest possible commutation current of the input diodes using the
leading-edge sawtooth carrier;
• higher output filter requirements as the differential output voltage
is not the same.
For the last feature, the switching frequency of the sawtooth carriers
should be doubled in order to maintain similar differential output volt-
age and use similar output filter. Finally, the use of the leading-edge
sawtooth carrier is expected to result in a slight increase in the efficiency
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due to the diodes commutation at the lowest possible commutation cur-
rent, while the reduction of the commutations by half has a negligible
effect.
1.5.2.3 Comparative Study
It is of paramount importance to compare the performance of the single-
phase SSI with respect to the standard two-stage architecture shown
in Figure 1.60a and the single-phase single-stage qZSI shown in Fig-
ure 1.61a, where the latter is considered as the commonly used single-
stage solution.
Note that the two-stage architecture shown in Figure 1.60a has two
control parameters: the boost converter duty cycle (DBC) and the VSI
modulation index (MVSI). Meanwhile, the single-phase qZSI shown in
Figure 1.61a has a single control parameter, which is the modulation
index (Mq). Those two configurations are considered to evaluate the per-
formance of the single-phase SSI in terms of number of required active
switches, inductors, capacitors, and diodes. Moreover, the variation of
several parameters for these three topologies versus vˆϕ/Vin variation
are considered as well. These parameters include the inductance require-
ments, modulation index variation that gives an indication of the total
harmonic distortion (THD) of the output voltage, and voltage stresses
across the different switches.
The two-stage architecture shown in Figure 1.60a comprises a BC to
boost the low input voltage in order to meet the load requirements, then
an inversion stage is utilized, which is implemented using a single-phase
full-bridge VSI. This two-stage architecture requires one inductor LBC,
one capacitor, one active switch, one diode, and the B4-bridge to achieve
the boosting and the inversion operation for a unidirectional power con-
version operation. On the other hand, the single-phase qZSI shown in
Figure 1.61a achieves the same operation without any additional active
switches, as it uses only the standard B4-bridge and one diode, in ad-
dition to two inductors and two capacitors. Table 1.7 summarizes this
numerical comparison and shows the maximum current in the different
switches.
Figure 1.75b and Figure 1.61b show the obtained results when compar-
ing the proposed single-phase SSI with the two-stage architecture and
the single-phase qZSI respectively. These figures show the variation of
several parameters versus the variation of vˆϕ/Vin, where, for each topol-
ogy, the modulation index, the maximum voltage across the bridge, the
input inductance requirements are considered.
Note that in Figure 1.75b, MVSI is fixed to 1 and DBC is used to con-
trol the output voltage, which results in the lowest possible THD of the
output voltage, leading to reduced output filter requirements. The single-
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Figure 1.62: 1-kVA single-phase split-source inverter (SSI).
phase SSI achieves low voltage stresses, input inductance requirements,
and THD of the output voltage with the increase of vˆϕ/Vin (i.e. for low
input voltages), but these parameters are still relatively higher than the
two-stage architecture. On the other hand, Figure 1.61b shows that the
the single-phase SSI achieves lower voltage stresses, input inductance re-
quirements, and THD of the output voltage compared to the single-phase
qZSI for vˆϕ/Vin > 2. Note that the qZSI in Figure 1.61b uses two shoot-
through states per switching cycle, which increases the switching losses
but decreases its inductance requirements, i.e. if one shoot-through pulse
is used per switching cycle, its inductance requirements will be dou-
bled. Furthermore, the inductance requirements are based on the high
frequency component only, assuming that the closed-loop control is uti-
lized to mitigate the effect of the low frequency one.
It is worth to note that the SSI is still expected to have a good per-
formance compared to the qZSI when vˆϕ/Vin < 2 due to the following
reasons. Firstly, unlike qZSI, the dc-link voltage in SSI topology is contin-
uous. The generated discontinuous dc-link voltage in the qZSI prevents
the use of high frequency decoupling capacitors across each phase-leg
in order to limit the voltage spikes across the different switches due to
the layout parasitic inductance. Furthermore, it might be mandatory to
use snubber circuits to protect these switches. The second reason is the
added shoot-through state, which represents extra switching losses.
1.5.2.4 Experimental Assessment
A 1-kVA single-phase SSI is implemented experimentally as shown in
Figure 1.62 in order to verify the simulation results and evaluate its ef-
ficiency. The parameters of this prototype are given in Table 1.8, where
the detailed design procedure and the selection of these parameters can
be found in Paper 7.
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Vin 80:120 (V) VϕRMS 110 (V)
f1 50 (Hz) fs 50 (kHz)
Ln 0.3 (mH) Cn 2 (mF)
Lf 1 (mH) Cf 9.4 (µF)
Sx,y C2M0040120D Dx,y C2D10120D
Core of Powder core Core of Powder core
L 77617A7 Lf 77442A7
Table 1.8: Parameters and Specifications of the Experimental 1-kVA Single-
Phase SSI
Figure 1.63 shows the obtained experimental results of the single-phase
SSI at full-load using the leading-edge sawtooth carrier, in which the in-
put voltage (Vin) has been set to 120 V in Figure 1.63a and 80 V in Fig-
ure 1.63b. In this figure, the dc-link voltage (vinv), the load voltage (vload),
the load current (iload), and the inductor current (iin) are shown. This fig-
ure verify the prior obtained simulation results and verify the reported
analysis.
Note that the reactive power capability of the single-phase SSI is the
same as the two-stage architecture as the principle of operation of both is
similar. In order to verify this issue, Figure 1.64 shows the same measure-
ments done before when Vin = 80 V considering a highly inductive load,
whose power factor is equal to 0.5. In Figure 1.64, the load current is lim-
ited in order not to exceed the rated current of the employed inductive
load.
This prototype has been tested to figure out the maximum possible
gain that can be achieved. Figure 1.65 shows the voltage gain variation
versus the modulation index, which is calculated theoretically and vali-
dated experimentally for five points. This figure confirms the prior dis-
cussions that the SSI, like the two-stage architecture, can experimentally
achieve a maximum voltage gain from 4 to 5.
The efficiency of the single-phase SSI prototype is measured using
the leading-edge sawtooth carrier for different input voltages, and the
obtained results are introduced in Figure 1.66, where these efficiency
measurements include the output filter losses. These measurements have
been achieved using KinetiQ PPA5530 power analyzer. This figure shows
that a maximum efficiency of 95.5% has been achieved. Moreover, it con-
firms the prior obtained results from PLECS. In this figure, four different
input voltages have been considered, where three of them are in the de-
signed operating range of the prototype and an extra one, which is the
60 V is out of the designed range. The latter point has been selected as
a higher gain point and it has been tested up to the current limits of the
80 extended summary
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iload (10 A/DIV )
Figure 1.64: Experimental results of the 1-kVA single-phase SSI when Vin =
80 V considering an inductive load, whose power factor is equal
to 0.5, where the load resistance is equal to 10 Ω. The load voltage
(vload), the load current (iload), the dc-link voltage (Vdc), and
the input current (iin) using the leading edge sawtooth carrier
are shown.
M (p.u.)
0 0.8
1.0
2.0
3.0
4.0
5.0
V
in
v
/V
in
0.1 0.2 0.3 0.4 0.5 0.6 0.7
Theoretical
Experimental
Figure 1.65: Theoretical voltage gain and experimental voltage gain using the
1-kVA single-phase SSI prototype variation versus the modula-
tion index.
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Figure 1.67: Measured efficiency of the 1-kVA single-phase SSI using the
leading-edge sawtooth, the trailing-edge sawtooth, and the tri-
angular carriers when Vin = 100 V .
prototype. This figure confirms that the SSI has lower efficiency at higher
voltage gains due to the higher conduction losses.
Finally, Figure 1.67 shows the measured efficiency using the prior in-
troduced carrier signals, where Vin = 100 V , which confirms that the
leading-edge sawtooth carrier achieves the highest efficiency due to the
diode commutation at the lowest possible currents. Meanwhile, the oth-
ers achieve similar efficiency as both makes the diodes commutations at
different current values. Note that the diodes commutations are associ-
ated with the switches commutations.
1.5.3 Summary of the Contribution
In this section, a new topology has been introduced as an alternative solu-
tion to the classical impedance source inverters in order to overcome the
seen demerits behind this family of power converters. The three-phase
and single-phase operations of the proposed topology, i. e. split-source
inverter (SSI), have been studied and compared to the classical solu-
tions in order shed the light upon the gained merits using this topology.
These gained merits are as follows: continuous input current, continuous
voltage across the inverter bridge, same states of the traditional voltage
source inverters (VSIs), same modulation schemes of the VSIs for the
basic operation, and reduced voltage stresses for higher voltage gains.
On the other hand, it suffers from the high frequency commutations of
the input diodes and the unequal current stresses among the different
switches.
Finally, it is worth noting that further discussions and analysis con-
cerning this contribution can be found in Paper 6 and Paper 7.
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1.6 three-level operation of the ssi
Three-level VSIs exhibit some interesting advantages compared to two-
level VSIs, especially for high voltage power conversion, where lower
switch voltage stresses and lower harmonic content exist [68, 69]. Hence,
the integration of the SSI into the multilevel operation is seen to be ad-
vantageous in terms of gaining additional merits to the aforementioned
ones.
1.6.1 Diode-Clamped SSI (DC-SSI)
The SSI has first been integrated into the three-level diode-clamped VSI
(DC-VSI) in order to obtain the three-level diode-clamped SSI (DC-SSI)
as shown in Figure 1.68. The DC-SSI uses two isolated dc sources, which
might be two photovoltaic strings or two fuel-cell arrays, two inductors,
two capacitors, and six input diodes with the three-level DC-VSI bridge
to embrace the boosting and the three-level inverting capabilities in a
single-stage operation.
The DC-SSI has the ability to be fed from two unequal isolated dc
sources and balance the voltage across the inverter capacitors. The intro-
duced 3L-DC-SSI has an important merit over the two-level SSI, which
is lower current stresses of the employed switches. Meanwhile, it has
two main demerits, where the higher voltage stresses is the first one and
the higher passive elements requirements to minimize the low frequency
component is the second one. This topology has the ability to balance
the voltage across the inverter capacitor even if the input dc sources are
not equal.
1.6.2 Flying Capacitors SSI (FC-SSI)
More positive aspects can be gained as a consequence of extending the
two-level SSI to a three-level flying capacitors one, whose equivalent cir-
cuit is shown in Figure 1.69. These additional merits compared to the
two-level SSI are as follows:
• lower inductance value for the same switching frequency;
• lower number of commutations of the input diodes using the saw-
tooth carriers compared to the triangular equivalent;
• lower voltage stresses across the employed active switches;
• lower harmonic content of the output voltage.
Meanwhile, it still suffers from having a low frequency component in
the input current and the inverter voltage due to the low frequency os-
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cillations of the flying capacitors voltages, which can be eliminated by a
closed-loop control.
Analyzing the converter input stage of Figure 1.69, it is obvious that
the inductor is charging when the two lower switches, Sx1L and Sx2L , of
any phase x are ON simultaneously as shown in Figure 1.70a. Mean-
while, the inductor discharges using two different states as shown in
Figure 1.70b and Figure 1.70c.
The used modulation scheme for the FC-SSI is the phase-shifted carriers-
based modified space vector modulation (MSVM), where triangular and
sawtooth carriers waveforms can be used as shown in Figure 1.71 and
Figure 1.72 respectively. These figures show that the inductor is charging
and discharging two times inside each switching period, unlike the two-
level case. Hence, the FC-SSI inductor is working with twice the switch-
ing frequency, allowing the use of a lower inductance value, compared
with the conventional two-level SSI.
It is worth noting that there are two main merits behind the use of the
sawtooth carrier compared to the triangular one, where the first one is
the lower number of commutations of the input diodes, while the second
one is the lower total harmonic distortion (THD) of the output voltage.
1.6.3 Experimental Results
Due to the seen merits behind the FC-SSI, a 1.5-kVA three-level FC-SSI
has been implemented experimentally as shown in Figure 1.73, where
the design procedure of this prototype is discussed in Paper 9.
Figure 1.74 and Figure 1.75 show the open loop experimental results of
the FC-SSI using the triangular and the sawtooth carriers. The FC-SSI out-
put line voltage vab, inductor current iL, and load line current of phase
c ic are shown in Figure 1.74(a) and Figure 1.74(b) for the triangular and
sawtooth carriers respectively. Finally, Figure 1.75(a) and Figure 1.75(b)
show the current of input diode Da using the triangular and sawtooth
carriers respectively to confirm the merit of lower number of diode com-
mutations using the sawtooth one. These experimental results verifies the
functionality and the merits of the proposed three-level FC-SSI topology.
1.6.4 Summary of the Contribution
In this section, the three-level operation of the proposed SSI has been
discussed considering both the diode-clamped and the flying capacitors
structures, where the later one is considered for experimental validation
due to the seem merits behind it in terms of the reduced inductance re-
quirements and the lower number of commutations of the input diodes.
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Figure 1.73: 1.5-kVA three-phase three-level FC-SSI experimental prototype.
Finally, it is worth to note that the detailed analysis and design proce-
dure of both topologies with further discussions can be found in Paper 8
and Paper 9.
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1.7 grid-connection of the ssi
The SSI is modulated using the same eight standard states of the VSI, un-
like the ZSI that utilizes an additional state, i. e. the shoot-through (ST)
state, to achieve the boosting capability. Such additional state gives an ad-
ditional degree of freedom to control its dc side independently from the
ac one as discussed in [28, 70, 71], in which the two-stage conventional
control method is utilized. Hence, it is important to investigate the pos-
sibility of using the conventional synchronous reference frame control
technique, that is commonly used with the two-stage architecture, with
the so-called SSI, which is convenient for many applications.
Accordingly, the SSI dc side has been modelled and a modified mod-
ulation scheme combined with the synchronous reference frame control
technique is proposed in order to achieve a decoupled control scheme
of the SSI in grid-connected mode, i.e. the dc and the ac sides of the SSI
can be controlled independently. In this decoupled control scheme, the
common mode term of the ac modulating signals is used to regulate the
dc side, leading to an additional degree of freedom of having two control
parameters like the two-stage architecture.
1.7.1 Control Scheme
The main purpose is to investigate the possibility of utilizing the same
synchronous reference frame control technique used with the two-stage
architecture, in which the dc-link voltage is controlled through the out-
put current controller, while the input current or the input voltage are
regulated through the duty cycle of the boost converter (BC).
The MSVM scheme shown in Figure 1.76a has a single control param-
eter, the modulation index (M), which controls the ac and the dc sides
dependently, where the peak value of max(v∗a, v∗b, v
∗
c) is fixed to one. Us-
ing such modulation scheme, it is not possible to independently control
the ac and the dc sides of the SSI as in the two-stage architecture. Hence,
to give an additional degree of freedom concerning the dc side of the SSI,
the regulated MSVM (RMSVM) scheme, shown in Figure 1.76b, is intro-
duced. Thus, the SSI ac and dc sides can be independently controlled
under certain limitations like all the single-stage topologies.
The RMSVM scheme, shown in Figure 1.76b, has two control parame-
ters, where the first one is the modulation index Mac that controls the ac
side, while the second one is the regulation index Mdc that controls the
dc side, being Mac and Mdc are as defined in Figure 1.76b.
It is worth noting that Mdc > Mac, which is important so as not to
affect the grid side. If Mdc < Mac, the modulating signals will be sat-
urated from the positive peaks, while the negative ones will not be af-
fected, leading to a distortion in the SSI ac side. Hence, it is mandatory
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Macmax 0.7647 p.u. V
∗
dc 425 V Cn 120 µF
fs 12 kHz fg 50 Hz Ln 1.7 mH
Lf 4.3 mH rLf 1.3 Ω rLn 0.15 Ω
Table 1.9: Parameters of the 1 kVA Grid-Connected SSI System
to keep this condition and if a certain saturation action would exist, it
should be applied on both peaks as discussed in the next section.
The RMSVM scheme is combined with the commonly used synchronous
reference frame control technique to implement the decoupled closed-
loop control scheme of the grid-connected SSIs. This control scheme com-
prises an input power control part and a grid side control part, where the
two control parameters introduced in the RMSV modulation scheme are
utilized as follows: the modulation index Mac is used to control the grid
ac side, while the regulation index Mdc is used to regulate the dc side.
The whole architecture of the grid-connected SSI decoupled control
scheme in the rotating dq reference frame is introduced in Figure 1.77
and detailed in the following subsections. The SSI is connected to the
grid via an interfacing inductance Lf, which can be replaced by an LCL
or an LLCL filters to reduce the harmonic contents of the grid current
and improve its power quality [72, 73].
Figure 1.77 shows the implementation procedure of the RMSV mod-
ulation, where the sinusoidal reference signals generated by the syn-
chronous reference frame controller are converted into space vector equiv-
alent modulating signals, then the saturation is applied, whose limits cal-
culation are discussed in the next section. The obtained saturated space
vector modulating signals are then converted into the equivalent modu-
lating signals of the RMSV modulation, where the negative envelope of
these modulating signals, defined by min(v∗a, v∗b, v
∗
c), is fixed to zero, i.e.
Mdc = 1. Then, the input current controller is regulating this negative
envelope, i.e. changing Mdc, according to the input current reference.
1.7.2 Experimental Validation
In order to validate the prior proposed control scheme, a 1 kVA exper-
imental prototype of the SSI has been implemented as shown in Fig-
ure 1.78, where the parameters of this prototype are given in Table 1.9.
Note that the specifications and the design procedure of this prototype
is discussed in Paper 10.
1.7 grid-connection of the ssi 97
DC source
Control board
SSI
Interfacing inductance
Auto-transformer
Figure 1.78: Grid-connected SSI experimental prototype.
Figure 1.79 and Figure 1.80 show the steady state results of this proto-
type considering different cases. The first case is shown in Figure 1.79a,
in which the grid phase voltage vag , the inverter output current ia, the
dc-link voltage vinv, and the input current iL are shown, considering zero
current for the input current reference and the nominal grid voltage,
while the second case is introduced in Figure 1.79b, which shows the
same results, considering an input current reference of the rated value
and nominal grid voltage. On the other side, Figure 1.80a considers a
grid voltage swell of 15%, while Figure 1.80b considers a grid voltage
sag of 15%, where the input current reference is maintained at the rated
value.
Finally, Figure 1.81 shows a step variation in the input current refer-
ence from zero to the rated value and then to zero, where this case is
considered as the most severe transient case introduced in the simula-
tion results before. The introduced experimental results, which match
the simulation ones, confirm and verify the reported analysis and vali-
date the functionality of the proposed control scheme.
1.7.3 Summary of the Contribution
In this section, the challenges behind grid-tied operation of this single-
stage dc-ac power converters has been investigated considering the SSI
topology. The SSI dc side has been modelled and a modified modulation
scheme combined with the synchronous reference frame control tech-
nique is proposed in order to achieve a decoupled control scheme of the
SSI in grid-connected mode, i.e. the dc and the ac sides of the SSI can be
controlled independently.
Finally, it is worth to note that the detailed analysis and design pro-
cedure of this control scheme with further discussions can be found in
Paper 10.
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50 ms/DIV
vdc (80 V/DIV )
vag (40 V/DIV ) ia (2 A/DIV )
iL (4 A/DIV )
Figure 1.81: Experimental results considering step variation in the input cur-
rent reference from zero to the rated value (10A) and then to zero
for ten fundamental cycles, where the grid phase voltage vag , the
inverter output current ia, the dc-link voltage vdc, and the input
current iL are shown.
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1.8.1 Conclusions
In this thesis, the utilization of impedance source inverters have been
investigated for microgrids, where their performance have been effec-
tively reinforced with new modulation strategies and alternative topolo-
gies. Furthermore, due to the employed boosting capability of this family
of power converters, the transformerless operation has been studied as
well and the challenges behind the injected dc current component have
been solved using a new measurement technique.
In conclusion, this thesis has investigated the following aspects:
• studied the challenges behind eliminating the low frequency trans-
former in grid-tied PV systems;
• studied the different modulation schemes of the classical impedance
source inverters;
• studied the performance of the classical impedance source inverters
under partial-load operation;
• studied the limitations of the classical impedance source inverters;
• investigated the challenges behind grid-tied operation of this family
of single-stage dc-ac power converters.
Moreover, the following contributions have been achieved:
I- proposed a new dc-current component measurement technique (Pa-
per 1). The merits behind this method are low cost simplicity, and
high accuracy. Meanwhile, additional current sensors are used, but
these sensors have a small range. Unlike all the conventional mea-
surement techniques, the proposed one is able to measure the dc
component itself, i.e. it does not predict its value from the measured
dc offset between the inverter outputs. The proposed measurement
technique is verified experimentally and tested in a 5 kVA three-
phase three-wire transformerless grid-tied voltage source inverter,
in which the dc component has been effectively reduced from 60 mA
to 2 mA;
II- classical impedance source inverters:
• reviewed all the modulation schemes that can be used with the
classical impedance source inverters (Papers 2, 3). This review
has been enhanced with an important comparative assessment
among the different modulation schemes used with the three-
phase impedance source inverters. Such assessment has been
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achieved by evaluating the Z-source inverter (ZSI) voltage gain
and stresses, current stresses, effective switching frequency of
its different parts, spectrum of its output voltage, and switch-
ing losses under each modulation scheme. These various mod-
ulation schemes have been divided into three groups as fol-
lows: G1, G2, and G3. G1 includes two modulation schemes,
where the ZSI suffers from high voltage stresses and switch-
ing losses under these two modulation schemes. On the other
hand, the modulation schemes under G2 and G3 introduce
much lower voltage stresses. Although, the modulation schemes
under G3 introduce lower voltage stresses compared to the
ones under G2, a low frequency component is associated with
them. Hence, this group of modulation schemes, i.e. G3, is use-
ful for high speed motor drives due to the high fundamental
frequency. Finally, the modulation schemes under group G2
have been experimentally assessed using a 3 kVA three-phase
ZSI, where the obtained results confirm the introduced discus-
sions and comparisons. Moreover, the efficiency of these mod-
ulation schemes has been measured experimentally, where the
1P/SB/MSVM scheme has the highest efficiency among group
G2;
• proposed new modulation strategies, under which the effi-
ciency of the classical impedance source inverters has been
improved (Paper 4). The proposed modulation strategies have
been analyzed and simulated using a MATLAB/PLECS model,
where 1 kVA three-phase qZSI has been designed and simu-
lated. Moreover, experimental results and efficiency measure-
ments have been introduced to confirm the introduced analy-
sis and discussions;
• improved the partial-load operation of the qZSIs and using a
non-linear choke in order to extend its range of operation (Pa-
per 5). This work has been enhanced with experimental results
using a 3 kVA three-phase qZSI in order to verify the intro-
duced analysis, discussions, and proposed solutions, where
these solutions have demonstrated effective enhancement in
the qZSI performance at partial-load;
III- proposed a new topology, called split-source inverter (SSI), in or-
der to overcome some demerits in the classical impedance source
inverters. In general, this topology introduces several merits, such
as shorter commutation path compared to the ZSI, same standard
modulation schemes of the VSI for its basic operation, same eight
switching states of the VSI, same number of active switches as
the VSI, continuous input current, and continuous dc-link voltage.
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Meanwhile, it suffers from the high voltage stresses at low voltage
gains and high frequency commutations of the input diodes. The
different achieved contributions concerning the SSI are as follows:
• studied the three-phase operation and its modulation (Paper 6),
where the proposed three-phase SSI has been theoretically an-
alyzed and verified using a MATLAB/Simulink model. More-
over, a 2 kW experimental prototype has been implemented in
order to validate the theoretical analysis;
• assessed its performance under the single-phase operation (Pa-
per 7). This work has introduced an alternative configuration,
in which it is possible to use a common-cathode dual-diode
package instead of two separate diodes to minimize the par-
asitic inductance in the commutation path of these diodes.
Moreover, the high frequency commutation problem of these
input diodes has been investigated and different carriers have
been studied. Among the triangular, the trailing-edge sawtooth,
and the leading-edge sawtooth carriers, the latter achieves one
commutation of the input diodes at the lowest possible current
value, which equals half of the minimum input current. Mean-
while, to maintain similar differential output voltage and use
similar output filter, the switching frequency of the sawtooth
carriers should be doubled, resulting in having the same num-
ber of high frequency commutations of the input diodes as
the triangular one, increased number of bridge commutations,
and reduced input inductance. Furthermore, using the leading-
edge sawtooth carrier, it is possible to obtain zero commutat-
ing current of these input diodes in the discontinuous conduc-
tion mode (DCM) of the inductor current. The performance
of the single-phase SSI has been evaluated by comparing it
to the standard two stage architecture and the single-phase
qZSI. This is followed in order to figure out the single-phase
SSI features in the different operating points. This topology
has been analyzed using MATLAB/PLECS models, consider-
ing a 1 kVA system, and its switching and conduction losses
have been evaluated using PLECS. Finally, the designed 1 kVA
single-phase SSI has been implemented experimentally to ver-
ify the reported analysis, and a maximum experimental effi-
ciency of 95.5% has been obtained;
• extended its the two-level operation to a three-level one us-
ing neutral point clamped (NPC) and flying-capacitor (FC)
structures (Paper 8, 9). The three-level FC-SSI has been com-
pared to the two-level SSI, the three-level DC-SSI, and the two-
stage architecture using a three-level boost converter (BC) and
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a diode-clamped VSI (DC-VSI). The proposed three-level FC-
SSI has the same advantages of the two-level equivalent dis-
cussed in the introduction. Moreover, it has the following addi-
tional advantages: lower inductance value for the same switch-
ing frequency, lower number of commutations of the input
diodes using the sawtooth carriers compared to the triangular
equivalent, lower voltage stresses across the employed active
switches, and lower harmonic content of the output voltage.
On the other hand, it has the following disadvantages: higher
current stresses of the lower switches compared to the three-
level FC-VSI, higher voltage stresses and higher THD of the
output voltage for lower voltage gains (i.e. for higher input dc
voltages), high frequency commutations of the input diodes,
and low frequency component in the input current and the
inverter voltage due to the low frequency oscillations of the
flying capacitors voltages, where the first three demerits are
the same as the two-level one;
• proposed a control scheme for it in grid-tied mode of opera-
tion (Paper 10). In this work, the closed-loop control of the SSI
in grid-connected operating mode has been addressed, where
a decoupled control scheme has been introduced to indepen-
dently control the SSI dc and ac sides, which is convenient for
many applications. This control scheme is based on a combina-
tion of the proposed regulated modified space vector modula-
tion (RMSVM) scheme and the commonly used synchronous
reference frame control technique. The SSI dc side has been
modelled first and then the introduced control scheme is dis-
cussed. This paper tested the introduced control scheme using
MATLAB/Simulink model, considering different transients, and
then verified the simulation results using a reduced scale 1 kVA
experimental prototype. As shown in the simulation and the
experimental results, the system is properly controlled and a
fully decoupled control of both the input dc current and the
output ac current has been achieved.
1.8.2 Future Works
The following aspects are planned for the future work:
• further comparison between two-stage architecture, qZSI, and SSI
considering different applications and operating conditions, and
also consider the electromagnetic interference, the forecasted relia-
bility, and the common mode currents;
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• study and test the performance of this SSI using GaN devices and
studying the possible directions for further improvements and effi-
ciency enhancement;
• study the possibility of merging the SSI with the modular multi-
level converter (MMC) structure due to the seen merits behind the
MMC compared to the other structures.
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Abstract—Grid-tied photovoltaic (PV) inverters must fulfill
several requirements, including high efficiency and reduced cost
and complexity of the overall system. Hence, transformerless
operation is advantageous in order to achieve the prior require-
ments. Meanwhile, such operation results in several demerits,
like the dc current component injection into the grid. This
component should be effectively mitigated in order to avoid
some impacts, like the saturation of the transformers in the
distribution network. On the other hand, limiting this com-
ponent up to few milliamperes is a challenging issue due to
the various measurement errors. Accordingly, different blocking
and measurement techniques have been proposed and studied to
overcome this issue, where some demerits are seen behind each
technique like the implementation complexity, the common mode
voltage problems, and the high filter requirements. Moreover,
none of them measures the dc component directly, but predicts
its value using different approaches. Hence, this letter proposes
a new technique to measure this dc current component with high
accuracy using a coupled-inductor combined with a small range
hall effect current sensor in order to achieve the lowest possible
cost with the highest possible accuracy. The proposed technique
is introduced, analyzed, and tested experimentally to verify its
principle of operation. Also experimental measurement of the
dc current component using a 5 kVA transformerless grid-tied
voltage source inverter (VSI) is introduced with and without the
proposed technique in order to validate its operation.
Index Terms—Coupled-inductor; Current sensor; Current
transformer; DC current; Grid-tied inverters; Photovoltaic; Re-
newable energy sources; Transformerless; Voltage source in-
verter;
I. INTRODUCTION
The use of grid-tied photovoltaic (PV) inverters is con-
tinuously increasing and several requirements have to be
fulfilled in order to achieve the highest possible performance
of the employed power conditioning stage (PCS). Recently,
transformerless operation, i.e. eliminating the low frequency
power transformer from the grid-tied PV inverter, is followed
in order to improve the PCS efficiency and to reduce its cost
and volume [1]–[5]. Even though the gained merits from the
transformerless operation, it results in several problems, where
the dc current component injection into the grid is a major one.
This dc current component might exist due to one or more of
the following reasons [5]:
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• an asymmetry in the switching scheme;
• some problems in the gate drive circuits;
• non-identical turning ON and OFF times or voltage drops
of the employed switches;
• measurement errors in the employed sensors.
Furthermore, it is of importance to mitigate this dc current
component in order to avoid the following impacts [5]–[8]:
• affecting the operating point of the power transformers
along the distribution network;
• increasing the system losses due to the circulation be-
tween the inverter phase legs or between the paralleled
inverters;
• affecting the normal operation of connected ac motors to
the line;
• corrosion problems in the grounding wires.
Several standards have been established in order to consider
this issue and limit its effect on the power network elements.
For example, in the IEEE standard 1547-2003 [9] and the
Italian standard CEI 0-21 [10], the injected dc current com-
ponent shall not exceed 0.5% of the nominal output current,
while the Australian standard AS4777.2 [8] has established
a limit of 0.5% of the nominal output current or maximum
5 mA. Accordingly, it is a challenging issue to measure such
few milliamperes within several tens of amperes due to the
measurement accuracy, i.e. very high accuracy current sensor
is mandatory, which is usually expensive, especially if the
target is to limit the component below the 5 mA limit. Hence,
several research activities have been conducted in order to
address this issue and fulfill standards requirements. These
different research activities have proposed several methods to
limit this dc current component by considering a blocking
method or a measurement approach combined with a dedicated
control scheme. It is worth to note that there are some current
sensors with very high accuracy that can be used to detect the
dc current component with higher accuracy, but these sensors
are usually more suitable for measurement equipment (i.e. it
is not usually suitable for the PV application due to the cost
constrains).
In literature, two blocking approaches have been introduced
in [3], [11] using blocking capacitors. The authors in [3]
discussed the effect of using a half-bridge single-phase voltage
source inverter (VSI) to block the dc component utilizing the
dc link capacitors. Meanwhile, the authors in [11] proposed
to use an output series dc capacitor instead of an ac capacitor
to achieve the same goal, in which a certain control scheme
is utilized in order to control the average voltage across the
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2output capacitor, in addition to using protective diodes for over
and reverse voltages protections. On the other hand, several
measurement techniques combined with control algorithms
have been introduced as well. In [12], the authors demonstrated
how to detect a small level of dc current in the single-phase
full-bridge grid-tied inverters. This measurement technique
uses a small 1:1 voltage transformer and an RC circuit to
detect the dc voltage. It is quite difficult to measure the dc
voltage with high accuracy due to the existing ac voltage,
which increases in magnitude with the increase of the em-
ployed phase shift between the grid and the inverter voltages.
On the other hand, the authors in [13], [14] are discussing
a measurement technique to detect the dc offset between
the inverter output terminals using RC filters and voltage
transformers, in which the common mode voltage problems
should be effectively considered. Similarly, the authors in [15],
[16] are discussing the dc current component measurement and
mitigation using output low-pass filters and voltage sensors
for single-phase and three-phase systems. Also in [17], the
authors are using a reactor with a specific design combined
with a current transformer and an LC filter to mitigate the
dc component. This reactor is working at the knee point
of the magnetizing curve or higher, where this measurement
technique is seen as a bulky and complicated one. The authors
in [18], [19] are discussing the effect of using means of dc
offset calibration on the dc current injection by measuring the
dc link current, in which the gain and the linearity errors are
neglected and they might affect the measurement in different
scenarios.
In addition to the prior mentioned approaches, other tech-
niques have been discussed in [20]–[24]. The authors in [20]–
[23] are utilizing means of even harmonic analysis in order to
detect small dc offsets and minimize the injected dc current
component to the grid. In [24], a simple magnetic circuitry
is used to measure the dc current component. This technique
utilizes a magnetic core with compensating winding in order
to reduce the ac current flux component without influencing
the dc flux. Then, a hall sensor is used to measure the dc flux
in the core, which is combined with a residual ac flux.
Among the different measurement techniques discussed
before, none of them measures the dc current component
directly except the technique introduced in [24]. These prior
art techniques physically block the dc current component or
predict its value from the measured voltage. Hence, this paper
is proposing a new measurement technique to mitigate this
dc current component. The proposed technique utilizes a 1:1
coupled-inductor combined with a small range current sensor
in order to extract this component with the highest possible
accuracy and lowest cost and complexity.
The rest of this paper is organized as follows: Section II
discusses the proposed technique, showing its principle of
operation and its design challenges. The control scheme of a
grid-tied voltage source inverter (VSI), including the proposed
measurement technique, is introduced in Section III. Finally,
experimental results are shown in Section IV, where the results
include the obtained dc current component measurement with
and without the proposed measurement technique using a
5 kV A transformerless grid-tied VSI.
II. PROPOSED DC CURRENT MEASUREMENT TECHNIQUE
It has been seen that several demerits exist behind the
prior mentioned dc current injection blocking and measure-
ment techniques. Furthermore, none of them measures the
dc component directly, but predicts its value using different
approaches. Hence, this letter proposes another technique by
measuring the injected dc current itself, i.e. it does not predict
for its value from the equivalent dc voltage. This proposed
technique uses a 1:1 coupled-inductor combined with a small
range hall effect current sensor in order to extract the dc
current as shown in Fig. 1(a).
The principle of operation of this technique, assuming an
ideal 1:1 coupled-inductor with a short circuited secondary
winding as in Fig. 1(a), can be explained as follows: if the
current in the primary winding is ip, which comprises ac
and dc components (i.e. ip = iac + Idc), then only the ac
component (iac) will be ideally induced in the secondary
winding (i.e. is = iac). Hence, if both windings are taken
through a hall effect current sensor as shown in Fig. 1(a),
only the dc component (Idc) will be measured. Note that the
ac flux coming out from the primary winding is compensated
by the secondary one in the measuring window, resulting in
having only the dc flux in the measuring window. Thus, it is
possible to use a small range hall effect current sensor and
measure the dc component directly with the highest possible
accuracy.
The equivalent circuit of a 1:1 coupled-inductor with a short
circuited secondary winding, neglecting the core losses, is
shown in Fig. 1(b). In steady state, if the primary winding cur-
rent (ip) comprises ac and dc components (i.e. ip = Ip 0+Idc),
the secondary winding current (is) will include only the ac
component (i.e. is = Is ϕs), which can be calculated by
Is
Ip
=
ω1 · Lm√
R2s +
(
ω1 · (Lls + Lm)
)2 ≈ k√1 + k2 , (1)
ϕs =
pi
2
− tan−1
(
ω1 · (Lls + Lm)
Rs
)
=
pi
2
− tan−1(k), (2)
where Lm is the magnetizing inductance, Lls is the secondary
leakage inductance, Rs is the secondary winding resistance,
including the wiring cable needed to couple the current sensor,
ω1 is the fundamental frequency in rad/s, and k is a factor
that describes ideality of the coupled-inductor and it is equal
to (ω1 · (Lls + Lm)/Rs). Note that the coupled inductor is
an ideal one when k = ∞, at which is = ip. Thus, the
difference between ip and is gives the magnetizing current
(im = Im ϕm), which represents the residual ac component
measured by the current sensor with the dc component.
In addition to that, this coupled-inductor introduces addi-
tional power losses. These power losses are coming from two
sources. The first source of losses is the core loss, which is
negligible as the magnetizing current is much smaller than
the main primary current with a low frequency dominant
component. On the other hand, the second source of losses is
the windings losses (Pw), which is equal to (I2p ·Rp+I2s ·Rs).
In order to achieve the highest possible performance and
get close as much as possible to the ideal case introduced in
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Fig. 1. Proposed coupled-inductor-based dc current measurement technique for grid-tied inverters. (a) principle of operation; (b) equivalent circuit of the used
coupled-inductor with shorted secondary winding.
Fig. 1(a), in which k =∞, it is of importance to consider the
following design guidelines:
• minimizing the leakage inductance using an interleaved
winding approach in order to minimize the magnetizing
current;
• minimizing the secondary winding resistance in order to
minimize the magnetizing current and the power losses;
• using a small ferrite core with the highest possible
permeability in order to minimize the number of turns
and maximize the magnetizing inductance;
• using a small range hall effect current sensor (i.e. less
than 1 A, which is available in the market) in order to
maximize the measurement accuracy;
• designing the coupled-inductor with the possibility of
having a small dc current in order to avoid magnetic core
saturation.
It is worth to note that small range hall effect current sensors
with different hole diameters up to 20 mm are available in the
market, like LEM CTSR 0.3-P, whose hole diameter is equal
to 20.3 mm. Using this sensor, two AWG 00 wires can be
taken through it, where the equivalent maximum current is
equal to 270 A, assuming an ampacity of 4 A/mm2.
III. PV INVERTER CONTROL SCHEME IN GRID-TIED
MODE WITH THE PROPOSED TECHNIQUE
Grid-tied PV inverters are commonly controlled using two
control schemes. The first one is based on a proportional-
integral (PI) current controller in the synchronous refer-
ence frame [25], [26], while the second one is based on a
proportional-resonant (PR) or a proportional-integral-resonant
(PIR) current controller in the stationary reference frame [27]–
[29]. In this paper, a single loop PIR current controller is used,
whose block diagram is shown in Fig. 2 [29].
Using the single loop PIR current controller, the current
controller is given by
GPIR(s) = KP +
KI
s
+
KR · s
s2 + ω21
, (3)
where KP , KI , and KR are the proportional, integral, and
resonant gains respectively. The integral term in this controller
is used to regulate the dc current component [29]. Hence, if the
proposed measurement technique is used as shown in Fig. 2,
two parallel current controllers are utilized: the first one is a
TABLE I
PARAMETERS OF THE IMPLEMENTED DC CURRENT COMPONENT
MEASUREMENT BOARD
Coupled-inductor A B
Lm (mH) 1.379 1.349
Lls (µH) 0.525 0.522
Rs (mΩ) 37.7 39.7
k 11.5 10.68
Is/Ip (p.u.) 0.996 0.9956
ϕs (rad) 0.0276pi 0.0297pi
Im/Ip (p.u.) 0.0866 0.0932
ϕm (rad) −0.472pi −0.47pi
proportional-resonant (PR) current controller, whose transfer
function is given by
GPR(s) = KP +
KR · s
s2 + ω21
, (4)
while the second one is an integral current controller (i.e.
GI(s) = KI/s), where this controller is used only to con-
trol the dc current component, considering the measured dc
values using the proposed technique. This controller has a
low bandwidth in order to avoid any instability due to the
measured residual ac component with the dc one using the
proposed technique. Moreover, low pass filters can be used to
effectively mitigate this small residual ac component. Notice
that in Fig. 2, the dc current is measured in only two phases,
but in a grounded system the third phase should be measured
as well.
IV. EXPERIMENTAL VERIFICATION
In order to verify and evaluate the proposed technique, a
dc current component measurement board has been designed
and implemented as shown in Fig. 3. This board comprises
two sets of the proposed dc current measuring unit (A and
B), where each set has a 1:1 coupled-inductor combined
with a hall effect current sensor in order to measure the dc
component in a 5 kVA three-phase three-wire grid-tied system.
Each coupled-inductor utilizes an RM 14 ungapped ferrite
core, whose material is N41, and a CT 0.4-P hall effect LEM
current sensor, where the nominal measuring range is equal to
±400 mA. Table I summarizes the measured parameters of the
two coupled-inductors shown in Fig. 3, where these parameters
are measured using KEYSIGHT E4990A impedance analyzer.
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Fig. 3. Implementation of the proposed dc current component measurement
technique for a 5 kVA three-phase three-wire grid-tied system.
Furthermore, the estimated residual ac component, which is
measured with the dc one, (i.e. Im/Ip) is calculated as shown
in Table I using the prior equations.
The implemented dc current component measurement
board, as shown in Fig. 3, has been tested separately in order
to validate the introduced concept. At first an ac current is
passed through the primary winding, and the current in the
secondary winding and the sensor output are measured as
shown in Fig. 4(a). Then, a small dc current has been passed
through the primary winding, and the current in the secondary
winding and the sensor output are measured again as shown
in Fig. 4(b). These figures confirm the proposed concept and
shows the possibility of detecting a few milliamperes of dc
current easily and with high accuracy. Note that there is an
RC filter after the sensor output which is increasing the phase
angle of the residual ac component and reducing its amplitude.
Moreover, the low frequency component in the secondary
current in Fig. 4(b) is due to the measurement noise in the
current probe.
Finally, this board has been used in a 5 kVA three-phase
three-wire grid-tied VSI. The control scheme of this inverter
is as shown in Fig. 2. This prototype is utilized in order
to examine the functionality of the proposed measurement
technique. The dc current component is measured twice in the
different phases using a KinetiQ PPA5530 power analyzer with
and without the proposed measurement technique, where in the
latter case a PIR current controller is utilized (i.e. an integral
term has been added to limit the dc component). Fig. 5 shows
the obtained measurements, in which the dc component has
been effectively mitigated using the proposed measurement
technique. Note that the added losses using the proposed board
can be calculated as discussed before for one coupled-inductor
from (Pw = I2p ·Rp + I2s ·Rs ≈ I∗2 ·Rs), where Rp is equal
to Rs and I∗ is the reference peak phase current. Hence, at
full-load when I∗ = 7.58
√
2 A, the power losses in the two
coupled-inductors (A and B) are equal to 4.3 W and 4.54 W
respectively, which represent 0.177% of the full-load power.
V. CONCLUSION
This paper has proposed a coupled-inductor-based dc cur-
rent component measurement technique for transformerless
grid-tied inverters. The merits behind this method are low cost,
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Fig. 4. Experimental results of testing the implemented dc current component measurement board, where the current through the primary and the secondary
windings, and the sensor output are shown. (a) considering an ac current component in the primary winding; (b) considering a dc current component in the
primary winding.
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Fig. 5. Experimental results of the measured dc current component in the different phases. (a) without the proposed technique, where a PIR current controller
is used; (b) with the proposed technique using the control scheme shown in Fig. 2.
simplicity, and high accuracy. Meanwhile, additional current
sensors are used, but these sensors has a small range. Unlike
all the conventional measurement techniques, the proposed
one is able to measure the dc component itself, i.e. it does
not predict its value from the measured dc offset between
the inverter outputs. The proposed measurement technique is
verified experimentally and tested in a 5 kV A three-phase
three-wire transformerless grid-tied voltage source inverter, in
which the dc component has been effectively reduced from
60 mA to 2 mA.
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Abstract—Impedance source inverters have experienced
a fast evolution since the first release of the Z-source in-
verter (ZSI) in 2003. This evolution is not limited to improv-
ing the structure of the different topologies but includes
also their modulation and control schemes in order to
reinforce their performance from many perspectives. Ac-
cordingly, many modulation schemes have been proposed
in different research activities, but the entire differences
among these different modulation schemes, including their
effect on the switching losses, are not clear yet to the
researchers. Hence, this research activity is aimed at in-
troducing a comprehensive review of these different mod-
ulation schemes employed for the three-phase impedance
source inverters, which is enhanced with a comparative as-
sessment. In this paper, different modulation schemes are
classified and reviewed, introducing an important bench-
mark in order to identify the basic differences between
these modulation schemes. In other words, from this pa-
per, the concept of classifying the different modulation
schemes and the mandatory equations to implement each
scheme can easily be drawn. Moreover, this review is es-
sential for the next part, i.e. Part II, in which a comparative
assessment is introduced.
Index Terms—Constant-boost, continuous modulation,
discontinuous modulation, impedance source inverter,
maximum-boost, pulse width modulation, renewable en-
ergy sources, simple-boost, shoot-through, single-phase-
leg, single-stage, sinusoidal, space vector, third-harmonic,
three-phase-leg, two-stage, voltage source inverter, Z-
source inverter.
I. INTRODUCTION
IMPEDANCE SOURCE INVERTERS represent a differentfamily of the existing power conditioning stages (PCSs),
which are called single-stage power converters family as
they embraces the boosting capability within the inversion
operation. This family of PCSs is seen as an interesting and
competitive alternative to the two-stage configurations [1]–
[8], which are mandatory for low or variable voltage energy
sources, such as photovoltaic (PV) and fuel cell sources [9]–
[14]. Therefore, these impedance source inverters have been
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Fig. 1. Z-source Inverter (ZSI). (a) Circuit diagram of the three-phase
ZSI. (b) equivalent circuit during the shoot-through (ST) state and the
B6-bridge becomes equivalent to a short circuit; and (c) equivalent
circuit during the non-ST state and the B6-bridge becomes an equivalent
to a current source.
utilized in different applications, such as distributed genera-
tion [15]–[20] and electric vehicles [21]–[23].
This family of PCSs has experienced a fast evolution
during the last few years in order to replace the conven-
tional two-stage architecture since the first release of the
three-phase Z-source inverter (ZSI) in 2003 by Peng [24].
Consequently, many research activities have been established
in order to improve the ZSIs performance from different
perspectives, such as overall voltage gain, voltage stresses
across the different devices, continuity of the input current, and
conversion efficiency [25]–[30]. Among these different topo-
logical improvements, the conventional ZSI [31], the quasi-ZSI
(qZSI) [32], and the quasi-Y-source inverter (qYSI) [33], [34]
are the commonly used structures.
It is worth to note that all of these improvements did not
affect the basic principle of operation of the original ZSI,
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Fig. 2. Reference and carrier signals of the sinusoidal modulation (SM) scheme used with the traditional three-phase VSI, showing the zero states
equivalent areas and the possible ways of converting the conventional zero states into a ST state, where the modulation index M = 0.7, the
modulation-to-fundamental frequency ratio Mf = 9, which is low for illustrative purposes, and T1 is the fundamental period. (a) Conventional
zero states and the equivalent circuits of the B6-bridge; (b) part of the zero states equivalent areas are converted into an ST state, resulting in a
simple-boost (SB) control; (c) all the zero states areas are converted into an ST state, resulting in a maximum-boost (MB) control; and (d) most of
the zero states areas are converted into an ST state, resulting in a constant-boost (CB) control. Note that Az1 and Az2 are the conventional zero
states equivalent areas, while AST is the ST state equivalent area.
which is shown in Fig. 1(a), except the three-phase split-source
inverter (SSI) introduced by Abdelhakim et al. in 2016 [5].
The ZSI basic principle of operation implies the utilization of
an extra switching state compared to the standard eight states
of the space vector modulation (SVM) scheme used with the
three-phase voltage source inverter (VSI). This extra state is
called the shoot-through (ST) state and it has the responsibility
of embracing the boosting capability in the converter within
the inversion capability. During this state, the B6-bridge acts
as a short circuit by simultaneously turning ON at least two
phase-leg switches as shown in Fig. 1(b). On the other hand,
during the non-ST states, the B6-bridge is equivalent to a
current source as shown in Fig. 1(c). Note that the ST state is
not permissible in the traditional VSIs. Meanwhile, due to the
utilization of the impedance network as shown in Fig. 1(a),
this state is permissible and it should be inserted inside any
of the zero states in order not to affect the active states, and
consequently, the output ac voltage. Such impedance network
differs from one topology to another, resulting in different
characteristics for each topology [2].
All of these three-phase impedance source inverters can be
modulated using any of the conventional modulation schemes
discussed in [3], [24], [35], [36]. Meanwhile, the possible
modulation schemes that can be used are not limited to the
prior schemes, i.e. many other modulation schemes have been
proposed and studied, such as the SVM schemes presented
in [27], [37], [38] and the hybrid modulation (HM) proposed
in [39]. In general, the three-phase ZSI modulation schemes
are classified into two categories as follows: three-phase-leg-
ST-based (3P) and single-phase-leg-ST-based (1P) modulation
schemes. The goal of this work, which is divided into two
parts, is to introduce a comprehensive review with a com-
parative assessment of these different modulation schemes.
Accordingly, this paper introduces a comprehensive review of
these modulation schemes in order to benchmark the perfor-
mance and it is essential for the next part, i.e. Part II [40], in
which a comparative assessment is introduced.
The rest of this paper is organized as follows: Section II
reviews the principle of operation of the three-phase ZSI.
Section III introduces a classification of the three-phase ZSI
modulation schemes, in which the basic differences among
these schemes can be drawn. Section IV reviews the first part
of the 3P modulation schemes and shows the reference signals
for one fundamental cycle and the equations used to generate
these reference signals. Meanwhile, Section V reviews the
second part of the 3P modulation schemes. Then, Section VI
reviews the first part of the 1P modulation schemes, while the
second part is reviewed in Section VII. Moreover, Section VIII
introduces a summary for these different modulation schemes
in terms of the implementation and the voltage gain capability.
Finally, the conclusions are drawn Section IX.
II. REVIEW OF ZSI PRINCIPLE OF OPERATION
The three-phase ZSI shown in Fig. 1(a) inserts an impedance
network, that comprises two identical inductors (Ln), two
identical capacitors (Cn), and a diode (Dn) between the dc
input source (Vin) and the B6-bridge [24]. This combination
allows the use of an additional switching state, called the ST
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Fig. 3. Classification of the three-phase impedance source inverters modulation schemes. Note that 3P stands for three-phase-leg-ST, 1P stands for
single-phase-leg-ST, SB stands for simple-boost, MB stands for maximum boost, CB stands for constant boost, SM stands for sinusoidal modulation,
THM stands for third-harmonic injected modulation, SVM stands for space vector modulation, MSVM stands for modified SVM, DCCM stands for
dc-clamped modulation, and HM stands for hybrid modulation.
state, in which the B6-bridge becomes equivalent to a short
circuit as shown in Fig. 1(b). Such utilization of this new state,
i.e. the ST state, results in a discontinuous dc-link voltage
(vdc), which is pulsating between zero and a peak value of
vˆdc for a continuous conduction mode of operation. Note that
vˆdc is controlled by adjusting the ST state duty cycle.
This ST state or period is inserted inside the zero states,
in order not to affect the active states and the output voltage
consequently. In other words, a percentage of the conventional
zero states equivalent time is allocated to the ST state for
boosting. This can be clarified as follows: considering the sinu-
soidal modulation (SM) scheme used with the traditional three-
phase VSI, whose reference signals are shown in Fig. 2(a),
the conventional zeros states can be represented by the areas
Az1 and Az2. Note that the equivalent time of each zero
state is represented by the height of each area, which is
varying during the fundamental period. Hence, it is possible
to allocate different percentages from Az1 and Az2 to the ST
state as shown in Fig. 2(b)-(d), resulting in different boosting
capabilities.
Under any modulation scheme, the ZSI shown in Fig. 1(a)
is modulated in order to have three-phase symmetrical output
voltage, whose fundamental peak phase voltage (Vˆϕ1) is given
by
Vˆϕ1 =M · vˆdc
2
, (1)
where M is the modulation index and vˆdc is the peak value
of the dc-link voltage, which is given by
vˆdc =
Vin
1− 2DST , (2)
where Vin is the input dc voltage and DST is the average
ST duty cycle, which differs from one modulation scheme
to another. Finally, the normalized average capacitor volt-
age (VC/Vin) and the normalized average dc-link voltage
(Vdc/Vin) are given by
VC
Vin
=
Vdc
Vin
=
1−DST
1− 2DST . (3)
III. CLASSIFICATION OF THREE-PHASE ZSI
MODULATION SCHEMES
In order to highlight the basic differences among the dif-
ferent modulation schemes used with the three-phase ZSI,
this section introduces a classification of these modulation
schemes, where this classification is summarized in Fig. 3.
The three-phase ZSIs modulation schemes are basically
classified according to the method of achieving the ST state,
where the ST state can be achieved using two methods
as follows: through the three phase-legs simultaneously or
through one phase-leg at a time. Hence, the basic classification
of the three-phase ZSIs modulation schemes is as follows:
1) three-phase-leg ST-based (3P) modulation schemes;
2) single-phase-leg ST-based (1P) modulation schemes,
where each of these two categories, i.e. the 3P and the 1P
modulation schemes, can be divided into two subcategories as
follows:
1) continuous modulation schemes;
2) discontinuous modulation schemes.
Then, these two subcategories, i.e. the continuous and the dis-
continuous modulation schemes, can be classified into differ-
ent subcategories depending on the allocated percentage from
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Fig. 4. Reference signals of the three-phase-leg-ST (3P) modulation schemes for one fundamental cycle of time T1, where M = 0.7. Note that the
utilized third-harmonic component is 1/6 of the fundamental component.
the zero states equivalent time to the ST state. From Fig. 2,
depending on the allocated percentage from Az1 and Az2 to
the ST state, the continuous and the discontinuous modulations
can be classified into three subcategories at most as follows:
1) using the simple-boost (SB) control as shown
in Fig. 2(b);
2) using the maximum-boost (MB) control as shown
in Fig. 2(c);
3) using the constant-boost (CB) control as shown
in Fig. 2(d),
where for the SB control, the percentage of Az1 and Az2 is
bounded by the minimum height of each area or the peak value
of the reference signals as shown in Fig. 2(b). Meanwhile,
under the MB control, Az1 and Az2 are completely converted
into an ST state as shown in Fig. 2(c). Such full utilization
of the zero states, results in higher boosting but with variable
ST duty cycle as the sum of Az1 and Az2 is not constant
during the fundamental period as shown in Fig. 2(c). On
the other hand, under the CB control, most of Az1 and Az2
are converted into ST, keeping the height of AST constant
during the fundamental period in order to achieve the highest
possible boosting with constant ST duty cycle for the SM
schemes as shown in Fig. 2(d). Finally, it is possible to use
different reference signals with the SB, the MB, and the CB
control schemes as illustrated in Fig. 3. These reference signals
could be taken from the SM [24], the third-harmonic injected
modulation (THM) [35], the SVM [37], the modified SVM
(MSVM) [31], the dc-clamped modulation (DCCM) [38], or
the hybrid modulation (HM) [39], [41].
IV. 3P CONTINUOUS MODULATION SCHEMES
In this section, the 3P continuous modulation schemes,
whose different reference signals are depicted in Fig. 4(a)-(g),
are reviewed. This category of modulation schemes utilizes
two additional reference signals (e∗U and e
∗
L) with any of the
conventional reference signals (v∗a, v
∗
b , and v
∗
c ) of the SM,
THM, or SVM schemes, where e∗U and e
∗
L differ from one
scheme to another.
Under these modulation schemes, the ZSI is modulated as
follows: for any phase-leg x, Sx,u is turned ON when v∗x is
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larger than the carrier signal or when e∗U is smaller than the
carrier signal, while Sx,l is turned ON when v∗x is smaller than
the carrier signal or when e∗L is larger than the carrier signal.
In other words, the ZSI is modulated in the same way as the
VSI by comparing v∗a, v
∗
b , and v
∗
c with the carrier signal and
generating the equivalent gate signals. Then, if e∗U is smaller
than the carrier signal or e∗L is larger than the carrier signal,
the ZSI goes to the ST state by simultaneously turning ON
all the switches. This is shown in Fig. 5(a)-(c) considering
the 3P/SB/SM, the 3P/MB/SM, and the 3P/CB/SM schemes
respectively.
According to Fig. 3, the 3P continuous modulation schemes
are divided into three groups as follows: using the SB con-
trol [24], [26], [38], using the MB control [27], [36], and using
the CB control [35], where each group of modulation schemes
is discussed in the following subsections.
A. Using the Simple-Boost (SB) Control
In this group, the following three modulation schemes
exist: the 3P/SB/SM, the 3P/SB/THM, and the 3P/SB/SVM
schemes shown in Fig. 4(a)-(c) respectively. For these different
modulation schemes, v∗a, v
∗
b , v
∗
c , e
∗
U , and e
∗
L, are given by
v∗a =Msin(ω1t),
v∗b =Msin(ω1t− 2pi3 ),
v∗c =Msin(ω1t+
2pi
3 ),
(4)
{
e∗U =M,
e∗L = −M,
(5)
for the 3P/SB/SM scheme shown in Fig. 4(a), where ω1
is the fundamental angular frequency in rad/s, which is
equal to (2pif1), and f1 is the fundamental frequency in
Hz. Meanwhile, for the 3P/SB/THM scheme, which is shown
in Fig. 4(b), these references are given by
v∗a =M{sin(ω1t) + 16sin(3ω1t)},
v∗b =M{sin(ω1t− 2pi3 ) + 16sin(3ω1t)},
v∗c =M{sin(ω1t+ 2pi3 ) + 16sin(3ω1t)},
(6)

e∗U =
√
3M
2
,
e∗L = −
√
3M
2
,
(7)
where 0 ≤ ω1t ≤ 2pi. On the other hand, considering
the 3P/SB/SVM scheme, which is shown in Fig. 4(c), the
references are expressed by
v∗a =
√
3M
2 sin(ω1t+
pi
6 ),
v∗b = −
√
3M
2 sin(ω1t+
pi
6 ),
v∗c =
3M
2 sin(ω1t+
2pi
3 ),
(8)
where pi6 ≤ ω1t ≤ pi2 and e∗U and e∗L are expressed by (7). Note
that for the THM and the SVM schemes, M can be increased
up to 2/
√
3.
Finally, under these three modulation schemes, the ST duty
cycle (dST ) is constant and its average (DST ) is given by
dST = DST = 1−M, (9)
for the 3P/SB/SM scheme. Meanwhile, for the 3P/SB/THM
and the 3P/SB/SVM schemes, DST is given by
dST = DST = 1−
√
3M
2
. (10)
B. Using the MB Control
This group comprises the following three modula-
tion schemes: the 3P/MB/SM, the 3P/MB/THM, and the
3P/MB/SVM schemes shown in Fig. 4(d)-(f) respectively.
For these modulation schemes, v∗a, v
∗
b , and v
∗
c are expressed
by (4), (6), and (8) for the 3P/MB/SM, the 3P/MB/THM, and
the 3P/MB/SVM schemes respectively. Meanwhile, e∗U and e
∗
L
are given by
e∗U = max(v
∗
a, v
∗
b , v
∗
c ), (11)
e∗L = min(v
∗
a, v
∗
b , v
∗
c ). (12)
Finally, for these modulation schemes, dST and DST are
given by
dST = 1−
√
3M
2
sin(ω1t+
pi
6
), (13)
DST = 1− 3
√
3M
2pi
, (14)
where pi6 ≤ ω1t ≤ pi2 .
C. Using the CB Control
One modulation scheme exists in this group: the 3P/MB/SM
scheme which is shown in Fig. 4(g). For this modulation
scheme v∗a, v
∗
b , and v
∗
c are expressed by (4), while e
∗
U and
e∗L are given by
e∗U =
{
M{√3 + sin(ω1t− 2pi3 )} → 0 ≤ ω1t ≤ pi3 ,
M · sin(ω1t) → pi3 ≤ ω1t ≤ 2pi3 ,
e∗L =
{
M · sin(ω1t− 2pi3 ) → 0 ≤ ω1t ≤ pi3 ,
M{sin(ω1t)−
√
3} → pi3 ≤ ω1t ≤ 2pi3 .
(15)
Then, dST and DST are expressed by (10).
Note that the use of such variable reference signals with the
THM and the SVM schemes is not possible. Meanwhile, in
some papers, the use of those constant reference signals with
the THM and the SVM schemes is called CB control. Finally,
it is worth to note that the 3P/CB/SM scheme introduces a
small low frequency component due to the variation of e∗U
and e∗L during the fundamental period, where each reference
signal results in a variable ST pulse. Meanwhile, the sum of
both pulses during each switching cycle is constant. Hence, if a
sawtooth carrier signal is used, such low frequency component
will be eliminated.
V. 3P DISCONTINUOUS MODULATION SCHEMES
The 3P discontinuous modulation schemes, which are
shown in Fig. 4(h)-(k), are reviewed in this section. This
category of modulation schemes utilize only one additional
reference signal (e∗U or e
∗
L) with the conventional reference
signals of the DCCM schemes
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Fig. 5. Reference, carrier, and gate signals of the selected 3P modulation schemes for one switching cycle of time Ts, where M = 0.7 and
Mf = 200. Note that indicates the ST period using the three phase-legs simultaneously.
Under this category of modulation schemes, the ZSI is
modulated as follows: for any phase-leg x, Sx,u is turned
ON when v∗x is larger than the carrier signal, while Sx,l is
turned ON when v∗x is smaller than the carrier signal. Then,
for the modulation schemes that uses e∗L, Sx,l is turned ON
when e∗L is larger than the carrier signal as shown in Fig. 5(d)-
(e) for the 3P/SB/+DCCM and the 3P/MB/+DCCM schemes
respectively. Meanwhile, for the modulation schemes that uses
e∗U , Sx,u is turned ON when e
∗
U is smaller than the carrier
signal.
These 3P discontinuous modulation schemes are divided
into two groups as follows: using the SB control [27], [38]
and using the MB control [27], [38], where these groups are
discussed in the following subsections.
A. Using the SB Control
This group comprises the following two modulation
schemes: the 3P/SB/+DCCM and the 3P/SB/-DCCM schemes
shown in Fig. 4(h)-(i) respectively.
For the 3P/SB/+DCCM scheme shown in Fig. 4(h), v∗a, v
∗
b ,
v∗c , and e
∗
L are given by
v∗a = 1,
v∗b = 1−M · { 32sin(ω1t)−
√
3
2 cos(ω1t)},
v∗c = 1−M · { 32sin(ω1t) +
√
3
2 cos(ω1t)},
(16)
e∗L = 1−
√
3M, (17)
where pi6 ≤ ω1t ≤ 5pi6 . Meanwhile, for the 3P/SB/-DCCM
scheme shown in Fig. 4(i), these reference signals are given
by
v∗a =M · { 32sin(ω1t)−
√
3
2 cos(ω1t)} − 1,
v∗b =M · { 32sin(ω1t− 2pi3 ) +
√
3
2 cos(ω1t− 2pi3 )} − 1,
v∗c = −1, e∗L = −1 +
√
3M,
(18)
e∗U =
√
3M − 1, (19)
where pi2 ≤ ω1t ≤ 7pi6 . Finally, dST and DST are expressed
by (10).
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B. Using the MB Control
Similar to the prior group, this group comprises two mod-
ulation schemes. These schemes are the 3P/MB/+DCCM and
the 3P/MB/-DCCM schemes shown in Fig. 4(j)-(k). For the
3P/MB/+DCCM scheme, v∗a, v
∗
b , and v
∗
c are expressed by (16),
while e∗L is expressed by (12). Meanwhile, for the 3P/MB/-
DCCM scheme, v∗a, v
∗
b , and v
∗
c are expressed by (18), while
e∗L is expressed by (11).
Finally, dST for these modulation schemes is variable and
it is expressed by (13), while its average (dST ) is expressed
by (14).
VI. 1P CONTINUOUS MODULATION SCHEMES
The 1P continuous modulation schemes, which are shown
in Fig. 6(a)-(g), can be classified into two subcategories as
follows: using the SB control [24], [31] and using the MB
control [27], [38], where each of these two subcategories are
discussed in the next subsections.
Note that each of the SB and the MB subcategories com-
prises two groups. The first group uses six reference signals,
while the second group uses three reference signals. Under the
six reference signals group, the ZSI is modulated as follows:
for any phase-leg x, Sx,u is turned ON when v∗x,u is larger than
the carrier signal, while Sx,l is turned ON when v∗x,l is smaller
than the carrier signal as shown in Fig. 7(a) and Fig. 7(c) for
the 1P/SB/SM and the 1P/MB/SVM schemes respectively.
On the other hand, under the three reference signals group,
the ZSI is modulated as follows: for any phase-leg x, Sx,u
is turned ON when v∗x is larger than the carrier signal,
while Sx,l is turned ON when v∗x is smaller than the carrier
signal. Then, Sx,u is maintained ON when v∗x is the largest
reference signal as shown in Fig. 7(b) for the 1P/SB/MSVM
scheme. Meanwhile, for the 1P/MB/MSVM scheme, Sx,l is
also maintained ON when v∗x is the smallest reference signal
as shown in Fig. 7(d).
A. Using the SB Control
This group comprises the following four modulation
schemes: the 1P/SB/SM, the 1P/SB/THM, the 1P/SB/SVM,
and the 1P/SB/MSVM as shown in Fig. 6(a)-(d).
For the first three modulation schemes, i.e. the 1P/SB/SM,
the 1P/SB/THM, and the 1P/SB/SVM schemes, the reference
signals are given by
v∗max,u = v
∗
max + dST ,
v∗max,l = v
∗
max + dST /3,
v∗mid,u = v
∗
mid + dST /3,
v∗mid,l = v
∗
mid − dST /3,
v∗min,u = v
∗
min − dST /3,
v∗min,l = v
∗
min − dST ,
(20)
where 
v∗max,u = max(v
∗
a,u, v
∗
b,u, v
∗
c,u),
v∗max,l = max(v
∗
a,l, v
∗
b,l, v
∗
c,l),
v∗mid,u = mid(v
∗
a,u, v
∗
b,u, v
∗
c,u),
v∗mid,l = mid(v
∗
a,l, v
∗
b,l, v
∗
c,l),
v∗min,u = min(v
∗
a,u, v
∗
b,u, v
∗
c,u),
v∗min,l = min(v
∗
a,l, v
∗
b,l, v
∗
c,l),
v∗max = max(v
∗
a, v
∗
b , v
∗
c ),
v∗mid = mid(v
∗
a, v
∗
b , v
∗
c ),
v∗min = min(v
∗
a, v
∗
b , v
∗
c ).
(21)
Note that for the 1P/SB/SM scheme shown in Fig. 6(a),
v∗a, v
∗
b , and v
∗
c are expressed by (4), while dST and DST are
expressed by (9). Meanwhile, for the the 1P/SB/THM scheme
shown in Fig. 6(b), v∗a, v
∗
b , and v
∗
c are expressed by (6),
while dST and DST are expressed by (10). On the other
hand, considering the 1P/SB/SVM scheme, which is shown
in Fig. 6(c), v∗a, v
∗
b , and v
∗
c are expressed by (8), and dST and
DST are expressed by (10).
Finally, considering the 1P/SB/MSVM scheme shown
in Fig. 6(d), v∗a, v
∗
a, and v
∗
a are given by
v∗a =
√
3M − 1,
v∗b =M · {
√
3− 32sin(ω1t) +
√
3
2 cos(ω1t)} − 1,
v∗c =M · {
√
3− 32sin(ω1t)−
√
3
2 cos(ω1t)} − 1,
(22)
where pi6 ≤ ω1t ≤ 5pi6 . Note that dST and DST for this scheme
are expressed by (10).
B. Using the MB Control
Under this group, the following three modulation
schemes exist: the 1P/MB/THM, the 1P/MB/SVM, and
the 1P/MB/MSVM schemes shown in Fig. 6(e)-(g).
For the first two modulation schemes, i.e. the 1P/MB/THM
and the 1P/MB/SVM schemes, the reference signals are given
by 
v∗max,u = 1,
v∗max,l = v
∗
max + dST /3,
v∗mid,u = v
∗
mid + dST /3,
v∗mid,l = v
∗
mid − dST /3,
v∗min,u = v
∗
min − dST /3,
v∗min,l = −1,
(23)
considering the definitions expressed by (21). Note that v∗a,
v∗b , and v
∗
c are expressed by (6) and (8) for the 1P/MB/THM
and the 1P/MB/SVM schemes respectively.
Considering the 1P/MB/MSVM scheme, the reference sig-
nals are given by
v∗a =
√
3
2 M,
v∗b =M · {
√
3
2 − 32sin(ω1t) +
√
3
2 cos(ω1t)},
v∗c =M · {
√
3
2 − 32sin(ω1t)−
√
3
2 cos(ω1t)},
(24)
where pi6 ≤ ω1t ≤ 5pi6 .
Finally, dST and DST for the three modulation schemes are
expressed by (13) and (14) respectively.
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Fig. 6. Reference signals of the single-phase-leg-ST (1P) modulation schemes for one fundamental cycle of time T1, where M = 0.7. Note that
the utilized third-harmonic component is 1/6 of the fundamental component.
VII. 1P DISCONTINUOUS MODULATION SCHEMES
The 1P discontinuous modulation schemes, whose different
reference signals are depicted in Fig. 6(h)-(l), are classified
into two categories as follows: using the SB control [38],
using the MB control [38], [39], where each of these two
subcategories is explored in the next subsections.
The ZSI is modulated as follows: for any phase-leg x,
Sx,u is turned ON when v∗x,u is larger than the carrier signal,
while Sx,l is turned ON when v∗x,l is smaller than the carrier
signal as shown in Fig. 7(e)-(g) for the 1P/SB/+DCCM, the
1P/MB/+DCCM and the 1P/MB/HM schemes respectively.
A. Using the SB Control
This group comprises the following two modulation
schemes: the 1P/SB/+DCCM, and the 1P/SB/-DCCM schemes
shown Fig. 6(h)-(i).
The reference signals of the 1P/SB/+DCCM are given by
v∗max,u = v
∗
max,
v∗max,l = v
∗
max,
v∗mid,u = v
∗
mid,
v∗mid,l = v
∗
mid − dST ,
v∗min,u = v
∗
min − dST ,
v∗min,l = v
∗
min − 2dST .
(25)
Meanwhile for the the 1P/SB/-DCCM, the reference signals
are given by 
v∗maxu = v
∗
max + 2dST ,
v∗maxl = v
∗
max + dST ,
v∗midu = v
∗
mid + dST ,
v∗midl = v
∗
mid,
v∗minu = v
∗
min,
v∗minl = v
∗
min,
(26)
considering the definitions expressed by (21). Note that for the
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(e) 1P/SB/+DCCM scheme.
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(g) 1P/MB/HM scheme.
Fig. 7. Reference, carrier, and gate signals of the selected 1P modulation schemes for one switching cycle of time Ts, where M = 0.7 and
Mf = 200. Note that , , and indicate the ST period using phase-legs a, b, and c respectively.
1P/SB/+DCCM and the 1P/SB/-DCCM scheme, v∗a, v
∗
b , and
v∗c are expressed by (16) and (18) respectively, while dST is
constant and is expressed by (10).
B. Using the MB Control
This group comprises the following three modulation
schemes: the 1P/MB/+DCCM, the 1P/MB/-DCCM, and
the 1P/MB/HM schemes shown in Fig. 6(j)-(l). For the
1P/MB/+DCCM scheme, the reference signals are expressed
by (25), while for the 1P/MB/-DCCM scheme, these reference
signals are expressed by (26). Moreover, dST and DST are
expressed by (13) and (14) respectively.
On the other hand, the reference signals of the 1P/MB/HM
scheme are given by
v∗max,u = v
∗
max,l = 1,
v∗mid,u = v
∗
mid + dST ,
v∗midl = v
∗
mid − dST ,
v∗min,u = v
∗
min,l = −1,
(27)
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TABLE I
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Group(?) G1 G2 G3 G2 G3 G1 G2 G3 G2 G3
(?) The modulation schemes are divided into three groups (G1, G2, and G2), where each group has
the same average ST duty cycle (DST ), i.e. the same voltage gain.
considering the definitions expressed by (21), where
v∗a =
√
3M
2 · cos(ω1t− pi6 ),
v∗b =
3M
2 · cos(ω1t+ pi3 ),
v∗c = −
√
3M
2 · cos(ω1t− pi6 ).
(28)
Finally, dST can be expressed as follows:
dST = 1− pi
3
(1−DST ) · cos(ω1t− pi
6
), (29)
where 0 ≤ ω1t ≤ pi3 , while DST is expressed by (14).
VIII. REVIEW SUMMARY
In order to summarize the prior reviewed different modu-
lation schemes, Table I shows the equivalent figure for each
modulation and the desired equations in order to implement
it. Moreover, the ST duty cycle (dST ) and its average for each
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modulation scheme has been presented as well in order to find
out the equivalent voltage gain for each modulation scheme.
Thus, Table I calculates the normalized fundamental peak
phase voltage (Vˆϕ1/Vin), the normalized average capacitor
voltage (VC/Vin), and the normalized peak dc-link voltage
(vˆdc/Vin) for each modulation scheme.
According to Table I, it can be seen that these modulation
scheme can be divided into three groups (G1, G2, and G3),
where each group of modulation schemes has the same average
ST duty cycle, i.e. the same voltage gain capability, which is
effectively discussed in Part II [40].
IX. CONCLUSION
This paper introduced a comprehensive review of the mod-
ulation schemes used for the three-phase impedance source in-
verters. This review has been summarized in Table I, in which
the reference signals figures and equations, and the resultant
voltage gains for each modulation scheme are introduced. Note
that these modulation scheme are divided into three groups
(G1, G2, and G3), where each group of modulation schemes
has the same average ST duty cycle, i.e. the same voltage gain
capability. Furthermore, this review is important for the next
part, i.e. Part II [40], in which a comparative assessment is
introduced.
Among these different modulation schemes, it is worth to
note that the maximum-boost (MB) control-based modulation
schemes results in a low frequency component at the dc-side.
Such low frequency component increases the size of this net-
work. Hence, this category of modulation is attractive for high
speed motor drives, in which a high fundamental component
is necessary. Finally, it is worth to note that the output ac filter
is not affected by the increased effective switching frequency
of the B6-bridge for these different modulation schemes.
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Abstract—Three-phase impedance source inverters can
be modulated using many modulation schemes, which
are basically classified into two categories: three-phase-
leg shoot-through-based (3P) and single-phase-leg shoot-
through-based (1P) modulation schemes. These different
modulation schemes have been comprehensively reviewed
in Part I. Hence, in this paper, a comparative assess-
ment among these different modulation schemes is intro-
duced using the conventional Z-source inverter (ZSI). In
this comparison, the ZSI voltage gain and stresses, cur-
rent stresses, effective switching frequency of its different
parts, spectrum of its output voltage, and switching losses
are considered for each modulation scheme. Such compar-
ative assessment introduces an effective benchmark for the
researchers in order to determine the differences among
these various modulation schemes, and easily select the
appropriate one for their application. Finally, the state-of-
the-art modulation schemes are experimentally assessed
using a 3 kVA three-phase ZSI, where the shown results
are consistent with the presented discussions and compar-
isons.
Index Terms—Continuous modulation, discontinuous
modulation, impedance network, impedance source in-
verter, shoot-through, sinusoidal, space vector, third-
harmonic, Z-source inverter.
I. INTRODUCTION
IMPEDANCE SOURCE INVERTERS are considered as theorbit of scientific research for many researchers, especially
in the last couple of years. This is evident in the large arisen
evolution [1]–[3] and the deeper penetration of these power
inverters into many applications [4]–[18]. This family of power
inverters has gained such high attention due to the merit
of embracing the boosting capability within their inversion
operation, which makes them a strong alternative to the two-
stage configuration [2], [19], [20].
Since the first release of the three-phase Z-source in-
verter (ZSI), which represents the first impedance source
inverter, many modified and improved topologies have been
proposed [1], [21]. Although these many alternative structures
to the original three-phase ZSI, most of them are using its
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Fig. 1. Three-phase Z-source inverter (ZSI).
basic principle of operation. Such basic operation implies the
utilization of an extra switching state, called shoot-through
(ST) state, to the standard eight states of the space vector
modulation (SVM) scheme used with the traditional voltage
source inverters (VSIs). During this ST state, the B6-bridge
becomes equivalent to a short circuit, and this state is permis-
sible in the impedance source inverters due to the utilization
of an impedance network as shown in Fig. 1. Note that the
ST state represents an additional zero state and it must be
carefully inserted inside the zero states, in order not to affect
the active states and the output voltage consequently.
Furthermore, many modulation schemes have been studied
and proposed in order to enhance the performance of this
family of power inverters, like the conventional modulation
schemes, which are discussed in [3], [20], [22], [23]. Mean-
while, the possible modulation schemes that can be used
are not limited to the prior used schemes, i.e. many other
modulation schemes have been proposed and studied, such as
the different SVM schemes presented in [24]–[26] and the hy-
brid modulation proposed in [27]. In general, the three-phase
impedance source inverters modulation schemes are classified
into two categories: three-phase-leg-ST-based (3P) and single-
phase-leg-ST-based (1P) modulation schemes. In Part I [28], a
comprehensive review for these different modulation schemes
has been introduced, from which the operation and character-
istics of each modulation scheme can be recognized. In this
paper, i.e. Part II, an important comparative assessment among
all of these different modulation schemes is introduced. In this
comparative assessment, the ZSI voltage gain and stresses,
current stresses, effective switching frequency of its different
parts, spectrum of its output voltage, and switching losses are
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considered for each modulation scheme. Moreover, the state-
of-the-art modulation schemes are experimentally assessed
using a 3 kVA three-phase ZSI.
The rest of this paper is organized as follows: Section II
recalls the introduced classification of the impedance source
inverter modulation schemes, which has been discussed in
Part I [28]. Then, a comparison among these different mod-
ulation schemes is done in Section III, which includes an
experimental assessment of the state-of-the-art modulation
schemes. Finally, the conclusions are drawn in Section V.
II. REVIEW OF THE THREE-PHASE ZSIS MODULATION
SCHEMES CLASSIFICATION
From the introduced discussion in Part I [28], the three-
phase ZSIs modulation schemes are basically classified ac-
cording to their method of achieving the ST state as follows:
1) three-phase-leg ST-based (3P) modulation schemes [28];
2) single-phase-leg ST-based (1P) modulation
schemes [28].
Then, each of these two categories is classified into two
subcategories as follows:
1) continuous modulation schemes;
2) discontinuous modulation schemes.
Each of these two subcategories can further be classified into
three subcategories at most as follows:
1) using the simple-boost (SB) control;
2) using the maximum-boost (MB) control;
3) using the constant-boost (SB) control.
Finally, it is possible to use different reference signals
under these subcategories (see Fig. 3 in Part I [28]). These
reference signals could be taken from the sinusoidal mod-
ulation (SM) [20], the third-harmonic injected modulation
(THM) [22], the SVM [24], the modified SVM (MSVM) [29],
the dc-clamped modulation (DCCM) [26], or the hybrid mod-
ulation (HM) [27].
Note that from the introduced review in Part I, the modu-
lation schemes can be divided into three groups (G1, G2, and
G2), where each group has the same average ST duty cycle
(DST ), i.e. the same voltage gain capability.
III. COMPARISON AMONG THE DIFFERENT MODULATION
SCHEMES
In this section, the various modulation schemes of the
three-phase ZSIs are compared in terms of several aspects.
These aspects include the implementation complexity of each
modulation scheme, voltage gain and stresses, current stresses,
simulated currents in the upper and the lower switches of one
phase-leg, effective switching frequency of its different parts,
output voltage spectrum, and switching losses. In the following
subsections, these aspects are discussed in details.
Note that a 3 kVA three-phase ZSI has been designed and
simulated using MATLAB/PLECS in order to be used in the
this comparative assessment, where the used parameters are
summarized in Table I.
In this 3 kVA three-phase ZSI, the inductance (L) of the
impedance network has been increased for the modulation
schemes under group G3 due to the ST duty cycle variation
and the used low fundamental frequency (f1).
A. Implementation Complexity
One of the important aspects that must be noticed for these
different modulation schemes is the implementation complex-
ity compared to the standard VSI modulation schemes.
Table II compares these various modulation schemes in
terms of number of reference signals and the implementation
complexity. Such complexity is determined based on the
number of employed reference signals and the complexity of
obtaining these reference signals compared with the conven-
tional sinusoidal reference signals.
Table II shows that the 1P/SB/MSVM and 1P/MB/MSVM
schemes give the lowest complexity of implementation due
to the utilization of three reference signals, which can be
easily obtained from the conventional sinusoidal waveforms.
Meanwhile, the 1P/MB/HM scheme introduces the highest
complexity as it utilizes six reference signals and they require
a special implementation.
B. Voltage and Current Stresses
1) Voltage Stresses: Table II introduces a summary of
the normalized peak dc-link voltage (vˆdc/Vin), the normal-
ized capacitor voltage (VC/Vin), and the normalized output
fundamental peak phase voltage (Vˆϕ1/Vin) for the different
modulation schemes according to Part I [28], where Vin is the
input voltage.
The voltage stresses across the different switches of the
ZSI is equal to the peak dc-link voltage vˆdc. Hence, Fig. 2(a)
shows the variation of vˆdc/Vin versus the variation of Vˆϕ1/Vin,
while Fig. 2(b) shows the variation of vˆdc versus the variation
of Vin for a constant output fundamental RMS phase voltage
(Vϕ1) of 220 V . From Fig. 2 it can be seen that the modulation
schemes under group G3 results in the lowest possible voltage
stresses for the same output voltage, but with a variable
ST duty cycle during the fundamental period. Meanwhile,
the modulation schemes under group G2 results in slightly
higher voltage stresses, but with a constant ST duty cycle.
On the other hand, the modulation schemes under group G1
introduces much higher voltage stresses and this makes them
not suitable compared to the modulation schemes under group
G2.
It is worth to note that the variation of the ST duty cycle
results in a low frequency component in the dc-side, and
this component increases the size of the impedance network.
Finally, Fig. 2(c) shows the variation of the normalized average
capacitor voltage VC/Vin versus the variation of Vˆϕ1/Vin.
2) Current Stresses: Table III shows the maximum current
through the different switches of the ZSI as a function of
the output fundamental peak phase current (Iϕ1), the average
inductor current (IL), and the peak-to-peak inductor current
ripple (∆IL). Furthermore, it shows the ST commutation
period for the different switches, in which the 3P modulation
schemes are continuously commutating at one-third of the ST
current, while the 1P modulation schemes are commutating
at the ST current. Note that the ST commutation period is
introduced as a function of the fundamental period (T1), and
the ST current is twice the inductor current (iL).
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TABLE I
PARAMETERS OF THE 3 kVA Z-SOURCE INVERTER (ZSI)
Input dc voltage (Vin) 400 V Impedance network Ln
0.3 mH (G1&G2)(?)
Output RMS phase voltage (Vϕ1 ) 220 V 10 mH (G3)
(?)
Fundamental frequency (f1) 50 Hz Impedance network Cn
20 µF (G1&G2)(?)
Switching frequency (fs) 50 kHz 500 µF (G3)(?)
Inductance of the output LC filter (Lf ) 1.0 mH Capacitance of the output LC filter (Cf ) 4.7 µF
(?) Note that the modulation schemes are divided into three groups (G1, G2, and G2), where each group has the same
average ST duty cycle (DST ), i.e. the same voltage gain.
TABLE II
COMPARISON BETWEEN DIFFERENT MODULATION SCHEMES IN TERMS OF THE NUMBER OF REFERENCE SIGNALS, IMPLEMENTATION
COMPLEXITY, AND VOLTAGE GAINS
3P modulation schemes 1P modulation schemes
(1
)
3P
/S
B
/S
M
(2
)
3P
/S
B
/T
H
M
(3
)
3P
/S
B
/S
V
M
(4
)
3P
/M
B
/S
M
(5
)
3P
/M
B
/T
H
M
(6
)
3P
/M
B
/S
V
M
(7
)
3P
/C
B
/S
M
(8
)
3P
/S
B
/+
D
C
C
M
(9
)
3P
/S
B
/-
D
C
C
M
(1
0)
3P
/M
B
/+
D
C
C
M
(1
1)
3P
/M
B
/-
D
C
C
M
(1
2)
1P
/S
B
/S
M
(1
3)
1P
/S
B
/T
H
M
(1
4)
1P
/S
B
/S
V
M
(1
5)
1P
/S
B
/M
SV
M
(1
6)
1P
/M
B
/T
H
M
(1
7)
1P
/M
B
/S
V
M
(1
8)
1P
/M
B
/M
SV
M
(1
9)
1P
/S
B
/+
D
C
C
M
(2
0)
1P
/S
B
/-
D
C
C
M
(2
1)
1P
/M
B
/+
D
C
C
M
(2
2)
1P
/M
B
/-
D
C
C
M
(2
3)
1P
/M
B
/H
M
A 5 4 6 3 6 3 6
B Normal
H
ig
h
Low High
Very
H
ig
h Very
High
Very
low low high
C No No Yes No(2) Yes No No Yes No Yes
Group(?) G1 G2 G3 G2 G3 G1 G2 G3 G2 G3
(A) Number of Reference signals (B) Implementation complexity (C) Variation of the ST duty cycle during the fundamental period
(?) The modulation schemes are divided into three groups (G1, G2, and G2), where each group has the same average ST duty cycle (DST ),
i.e. the same voltage gain.
G1 −→ vˆdc
Vin
=
1
2M − 1 ,
VC
Vin
=
M
2M − 1 ,
Vˆϕ1
Vin
=
M
4M − 2
G2 −→ vˆdc
Vin
=
1√
3M − 1 ,
VC
Vin
=
√
3M
2
√
3M − 2 ,
Vˆϕ1
Vin
=
M
2
√
3M − 2
G3 −→ vˆdc
Vin
=
pi
3
√
3M − pi ,
VC
Vin
=
3
√
3M
6
√
3M − 2pi ,
Vˆϕ1
Vin
=
piM
6
√
3M − 2pi
vˆ d
c
/V
in
0
Vˆϕ1/Vin
0.0 2.0
4
1.0
2
3
1
0.5 1.5
G1
G2
G3
(a)
vˆ d
c
(k
V
)
0.4
Vin (V )
200 600
1.0
400
0.7
300 500
G1
G2
G3
0.5
0.6
0.8
0.9
(b)
V
C
/V
in
0
Vˆϕ1/Vin
0.0 2.0
4
1.0
2
3
1
0.5 1.5
G1
G2
G3
(c)
Fig. 2. Variation of the peak dc-link voltage (vˆdc) and the average capacitor voltage (VC) versus the variation of the output fundamental peak
phase voltage(Vˆϕ1) and the input voltage (Vin). (a) Variation of vˆdc/Vin versus the variation of Vˆϕ1/Vin; (b) variation of vˆdc versus the variation of
Vin for a constant output fundamental RMS phase voltage (Vϕ1) of 220 V ; and (c) variation of VC/Vin versus the variation of Vˆϕ1/Vin. Note that
the modulation schemes are divided into three groups (G1, G2, and G2), where each group has the same average ST duty cycle (DST ), i.e. the
same voltage.
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Fig. 3. Simulated currents in the three-phase ZSI upper and the lower switches of phase a (iSa,u and iSa,l ) using the different modulation schemes.
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TABLE III
CURRENT STRESSES OF THE ZSI DIFFERENT SWITCHES USING THE DIFFERENT MODULATION SCHEMES
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Fig. 4. Simulated output line-to-line voltage spectrum of the ZSI using the 3P modulation schemes.
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Fig. 5. Simulated spectrum of the ZSI output line-to-line voltage using the 1P modulation schemes.
12
)
1P
/S
B
/S
M
13
)
1P
/S
B
/T
H
M
14
)
1P
/S
B
/S
V
M
15
)
1P
/S
B
/M
S
V
M
16
)
1P
/M
B
/T
H
M
17
)
1P
/M
B
/S
V
M
18
)
1P
/M
B
/M
S
V
M
19
)
1P
/S
B
/+
D
C
C
M
20
)
1P
/S
B
/-
D
C
C
M
21
)
1P
/M
B
/+
D
C
C
M
22
)
1P
/M
B
/-
D
C
C
M
23
)
1P
/M
B
/H
M
1)
3P
/S
B
/S
M
2)
3P
/S
B
/T
H
M
3)
3P
/S
B
/S
V
M
4)
3P
/M
B
/S
M
5)
3P
/M
B
/T
H
M
6)
3P
/M
B
/S
V
M
7)
3P
/C
B
/S
M
8)
3P
/S
B
/+
D
C
C
M
9)
3P
/S
B
/-
D
C
C
M
10
)
3P
/M
B
/+
D
C
C
M
11
)
3P
/M
B
/-
D
C
C
M
3P modulation schemes
︸ ︷︷ ︸ ︸ ︷︷ ︸
1P modulation schemes
S
w
it
ch
in
g
lo
ss
es
(W
)
57
.6
40
.5
40
.5
20
.5
20
.5
20
.5 2
9
.9
20
.9
20
.9
10
.9
10
.9
10
2
.1
73
.9
73
.9
16
.7
36
.9
36
.9
20
.1
46
.3
46
.3
27
.4
27
.4
17
.9
G1 G1
G2 G2 G2G2 G2 G2 G2 G2 G2 G2
G3 G3 G3 G3 G3 G3 G3 G3 G3 G3 G3
Fig. 6. Calculated switching losses of the 3 kV A ZSI B6-bridge using PLECS for different modulation schemes at full-load with unity power factor.
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TABLE IV
EFFECTIVE SWITCHING FREQUENCY OF THE ZSI DIFFERENT PARTS USING THE 3P MODULATION SCHEMES
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6
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5fs
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3
fs
Lower switches (Sabc,l)
5fs
3
2fs
3
fs
2fs
3
Input diode (Dn)
2fs fs
Impedance network
Note that the impedance network under the MB-based modulation schemes should be designed
based on the fundamental frequency.
TABLE V
EFFECTIVE SWITCHING FREQUENCY OF THE ZSI DIFFERENT PARTS USING THE 1P MODULATION SCHEMES
1P modulation schemes
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fs
2fs
3 2fs
3
2fs
3
fs
3 fs
3
Lower switches (Sabcl ) fs
fs
3
2fs
3
Input diode (Dn) 6fs
fs
4fs
2fs
4fs 3fs 2fs
Impedance network ∼ 3fs ↔ 6fs ∼ 2fs ↔ 4fs ∼ 3fs ↔ 4fs ∼ fs ↔ 3fs ∼ fs ↔ 2fs
Note that the impedance network under the MB-based modulation schemes should be designed based on the fundamental frequency.
It is worth to note that the 1P modulation schemes introduce
higher current stresses, where the ST state is achieved through
one phase-leg at a time. Meanwhile, this ST current is divided
among the three-phase legs using the 3P modulation schemes.
Hence, it is of importance to properly design the gate drive
circuits under the 3P modulation schemes, as having a delay
for a fraction of µs can result in a catastrophic consequences.
This is due to the fact of having all ST current flowing through
one-phase leg for short periods. Hence, one solution could be
designing each switch to carry the highest possible current as
a worst case.
Fig. 3 shows the simulated currents in the upper and the
lower switches of the three-phase ZSI phase a (iSa,u and iSa,l )
using different modulation schemes. Comparing among these
different current waveforms in Fig. 3 shows the current stresses
and the ST commutation period for the different switches,
which have been summarized before in Table III.
C. Effective Switching Frequency
From the prior parts, it has been noticed that these different
modulation schemes introduce different effective switching
frequency for the B6-bridge upper switches (Sabc,u) and
lower switches (Sabc,l), the impedance network, and the input
diode (Dn). Table IV shows the normalized effective switch-
ing frequency of the ZSI different parts using the different 3P
modulation schemes, while Table V considers the different 1P
modulation schemes.
It is worth to note that the effective switching frequency
of the impedance network using the 1P modulation schemes
is varying between two quantities during the fundamental
period due to the variation of the active states equivalent time.
Hence, it is mandatory to design it based on the smallest
value of the effective switching frequency. On the other hand,
the modulation schemes under group G3 should consider the
resultant low frequency component at the dc-side.
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(a) 3P/SB/SVM scheme.
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(b) 3P/CB/SM scheme.
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(c) 3P/SB/+DCCM scheme.
Fig. 7. Obtained open-loop experimental results of the 3P modulation schemes under group G2. For each modulation scheme, the dc-link voltage
(vdc), the capacitor voltage (vC ), the output phase current, and the inductor current (iL) are shown. Note that a zoom for one switching cycle is
shown for each modulation scheme and the non-linearity in the inductor current is due to the swinging property of the used core.
D. Spectrum of the Output Voltage
One of the important aspects that must be considered
is the effect of these different modulation schemes on the
output voltage spectrum. The output line-to-line voltage spec-
trum is shown in Fig. 4 using the different 3P modulation
schemes, and in Fig. 5 using the different 1P modulation
schemes. These figures show that the voltage spectrum using
the modulation schemes under group G1, i.e. 3P/SB/SM
and 1P/SB/SM, introduce higher energy compared to the
equivalent 3P and 1P modulation schemes respectively due to
the higher dc-link voltage. Moreover, using the discontinuous
modulation schemes, the energy is highly concentrated around
fs, where the 1P/MB/HM scheme results in the highest energy
around fs.
Among the different 1P modulation schemes, the
1P/SB/MSVM and 1P/MB/MSVM schemes result in higher
energy concentration around 2fs. Note that under these two
modulation schemes, the energy becomes concentrated around
fs with the reduction of M .
E. Switching Losses
The prior designed 3 kVA three-phase ZSI has been utilized
in order to calculate the switching losses in the ZSI using
these different modulation schemes. Such aspect is relevant in
order to figure out the effect of these different schemes on the
converter efficiency.
Fig. 6 shows the obtained switching losses using the dif-
ferent modulation schemes at full-load. This figure shows
that among the modulation schemes under group G2, the
1P/SB/MSVM scheme has the lowest switching losses, in
addition to its implementation simplicity as it only uses three
reference signals. Meanwhile, among the modulation schemes
under group G3, the 3P/MB/+DCCM scheme results in the
lowest switching losses. On the other hand, among the 3P
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(a) 1P/SB/SVM scheme.
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(b) 1P/SB/MSVM scheme.
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(c) 1P/SB/+DCCM scheme.
Fig. 8. Obtained open-loop experimental results of the 1P modulation schemes under group G2. For each modulation scheme, the dc-link voltage
(vdc), the capacitor voltage (vC ), the output phase current, and the inductor current (iL) are shown. Note that a zoom for one switching cycle is
shown for each modulation scheme and the non-linearity in the inductor current is due to the swinging property of the used core.
modulation schemes, the 3P/SB/SM which belongs to group
G1 introduces highest switching losses due to the higher dc-
link voltage. Similarly, among the 1P modulation schemes, the
1P/SB/SM, which belongs to group G1 introduces the highest
switching losses.
Note that the used model in PLECS for the B6-bridge
switches is CCS050M12CM2 SiC power module from CREE,
while the used model for the input diode (Dn) is C4D40120D,
which is a SiC diode. Thus, the reverse recovery losses are
negligible.
Compared to the 3P modulation schemes, most of the
1P modulation schemes introduce higher effective switching
frequency that might reach six times the carrier one. Hence,
it is mandatory to use SiC diodes with 1P different modula-
tion schemes that result in much higher effective switching
frequency for the input diode.
IV. EXPERIMENTAL ASSESSMENT OF THE MODULATION
SCHEMES UNDER GROUP G2
From the previous comparisons, it can be seen that the
modulation schemes under group G2 represents the state-of-
the-art modulation schemes for the three-phase impedance
source inverters. This is due to the high voltage stresses
related to group G1 and the limited applications of group G3.
Hence, the prior designed 3 kVA three-phase ZSI for group
G2, whose circuit diagram is shown in Fig. 1 and parameters
are listed in Table I, is implemented experimentally in order
to introduce an experimental assessment according to the prior
discussions and measure the entire conversion efficiency under
these different schemes. Note that due to the equivalence
between the THM and the SVM schemes, and the +DCCM
and the -DCCM schemes, only the SVM and the +DCCM
schemes are considered in this experimental assessment. Thus,
the following modulation schemes are considered in this exper-
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TABLE VI
GENERAL COMPARISON AMONG THE DIFFERENT MODULATION SCHEMES
3P modulation schemes 1P modulation schemes
G1 G2 G3 G2 G3 G1 G2 G3 G2 G3
(1
)
3P
/S
B
/S
M
(2
)
3P
/S
B
/T
H
M
(3
)
3P
/S
B
/S
V
M
(4
)
3P
/M
B
/S
M
(5
)
3P
/M
B
/T
H
M
(6
)
3P
/M
B
/S
V
M
(7
)
3P
/C
B
/S
M
(8
)
3P
/S
B
/+
D
C
C
M
(9
)
3P
/S
B
/-
D
C
C
M
(1
0)
3P
/M
B
/+
D
C
C
M
(1
1)
3P
/M
B
/-
D
C
C
M
(1
2)
1P
/S
B
/S
M
(1
3)
1P
/S
B
/T
H
M
(1
4)
1P
/S
B
/S
V
M
(1
5)
1P
/S
B
/M
SV
M
(1
6)
1P
/M
B
/T
H
M
(1
7)
1P
/M
B
/S
V
M
(1
8)
1P
/M
B
/M
SV
M
(1
9)
1P
/S
B
/+
D
C
C
M
(2
0)
1P
/S
B
/-
D
C
C
M
(2
1)
1P
/M
B
/+
D
C
C
M
(2
2)
1P
/M
B
/-
D
C
C
M
(2
3)
1P
/M
B
/H
M
A
H
ig
h
Low Lowest Low Lowest
H
ig
h
Low Lowest Low Lowest
B Low Highest
H
ig
h
C Low
Very
Normal
Very
Lowest
N
or
m
al Very
Lowest
Very
high high high high
D High Low
N
or
m
al
Low Lowest
H
ig
he
st Very
L
ow Normal
L
ow High Normal
high
(A) Theoretical peak voltage across the B6-bridge switches for the same operating point
(B) Theoretical peak current in each of the B6-bridge switches for the same operating point
(C) Impedance network size
(D) Switching losses
E
ffi
ci
en
cy
(%
)
86
Load power (kW)
1.5
87
88
89
90
92
93
94
91
1.8 2.1 2.4 2.7
95
96
3.0
1P/SB/MSVM
3P/SB/SVM
3P/SB/+DCCM
1P/SB/SVM
1P/SB/+DCCM
3P/CB/SM
Fig. 9. Measured efficiency of the modulation schemes under group
G2. Note that this prototype is based on a CCS050M12CM2 SiC power
module and a C4D40120D SiC diode from CREE.
imental assessment: 3P/SB/SVM, 3P/CB/SM, 3P/SB/+DCCM,
1P/SB/SVM, 1P/SB/MSVM, and 1P/SB/+DCCM schemes.
Fig. 7 shows the obtained experimental results for the
3P/SB/SVM, the 3P/CB/SM, and the 3P/SB/+DCCM schemes,
while Fig. 8 shows the obtained experimental results for
the 1P/SB/SVM, the 1P/SB/MSVM, and the 1P/SB/+DCCM
schemes. For each modulation scheme, the dc-link voltage
(vdc), the capacitor voltage (vC), the output phase current,
and the inductor current (iL) are shown. Note that a zoom for
one switching cycle is shown for each modulation scheme and
the non-linearity in the inductor current is due to the swinging
property of the used core.
Comparing these figures confirms the prior discussions and
comparisons. This can be illustrated as follows: from Fig. 7(c)
and Fig. 8(b), it can be seen that one ST pulse is inserted
during each switching cycle using the 3P/SB/+DCCM and
the 1P/SB/MSVM schemes, which corresponds to an effective
switching frequency of fs for the impedance network passive
components. Meanwhile, Fig. 7(a) and Fig. 7(b) show that the
3P/SB/SVM and the 3P/CB/SM schemes introduce two ST
pulses during each switching cycle, where the latter scheme
has unequal pulses due to the utilization of time-varying
additional reference signals. This corresponds to a variable
effective switching frequency as discussed before. On the other
hand, comparing inductor current in Fig. 8(a) and Fig. 8(c)
for the 1P/SB/SVM, and the 1P/SB/+DCCM schemes respec-
tively shows that both schemes introduce a variable effective
switching frequency due to the variation of the ST duty cycle
during the fundamental cycle. Moreover, the latter scheme,
i.e. the 1P/SB/+DCCM scheme shown in Fig. 8(c), has a
higher peak-to-peak inductor current ripple compared to the
the 1P/SB/SVM scheme shown in Fig. 8(a). This is due to the
variation of the effective switching frequency between 3fs and
4fs for the 1P/SB/+DCCM scheme, unlike the 1P/SB/SVM
scheme, in which the effective switching frequency varies
between 3fs and 6fs.
Finally, the conversion efficiency has been measured using
a KinetiQ PPA5530 power analyzer, where the obtained mea-
surements are shown in Fig. 9. From this figure, i.e. Fig. 9,
it can be seen that the 1P/SB/MSVM scheme has the highest
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conversion efficiency among the different modulation schemes
under group G2 and this confirms the prior shown switching
losses results in Fig. 6. Moreover, the obtained efficiency
measurements in Fig. 9 are consistent with the calculated
switching losses in Fig. 6.
V. CONCLUSION
This paper has introduced an important comparative as-
sessment among the different modulation schemes used with
the three-phase impedance source inverters. Such assessment
has been achieved by evaluating the Z-source inverter (ZSI)
voltage gain and stresses, current stresses, effective switching
frequency of its different parts, spectrum of its output voltage,
and switching losses under each modulation scheme.
These various modulation schemes have been divided into
three groups as follows: G1, G2, and G3. G1 includes two
modulation schemes, where the ZSI suffers from high voltage
stresses and switching losses under these two modulation
schemes. On the other hand, the modulation schemes under G2
and G3 introduce much lower voltage stresses. Although, the
modulation schemes under G3 introduce lower voltage stresses
compared to the ones under G2, a low frequency component
is associated with them. Hence, this group of modulation
schemes, i.e. G3, is useful for high speed motor drives due
to the high fundamental frequency.
On the other hand, the 1P/SB/MSVM scheme results in the
lowest switching losses compared to the equivalent modula-
tion schemes in group G2, in addition to its implementation
simplicity as it only uses three reference signals. Mean-
while, among the modulation schemes under group G3, the
3P/MB/+DCCM scheme results in the lowest switching losses.
The modulation schemes under group G2 have been ex-
perimentally assessed using a 3 kVA three-phase ZSI, where
the obtained results confirm the introduced discussions and
comparisons. Moreover, the efficiency of these modula-
tion schemes has been measured experimentally, where the
1P/SB/MSVM scheme has the highest efficiency among group
G2.
Finally, Table VI gives a general comparison which is
deduced from the prior comparative study. This table shows
that among the modulation schemes of group G2, the
3P/SB/+DCCM, the 3P/SB/-DCCM, and the 1P/SB/MSVM
schemes result in the highest performance. Meanwhile, among
the modulation schemes of group G3, the 3P/MB/+DCCM,
the 3P/MB/-DCCM, and the 1P/MB/MSVM schemes result
in highest performance.
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Abstract—Several single-stage topologies have been introduced
since kicking off the three-phase Z-source inverter (ZSI), and
among these topologies, the quasi-ZSI (qZSI) is the most common
one due to its simple structure and continuous input current.
Furthermore, different modulation strategies, utilizing multiple
reference signals, have been developed as well. However, prior art
modulation methods have some demerits, such as the complexity
of generating the gate signals, the increased number of switch
commutations with continuous commutation at high current
level during the entire fundamental cycle, and the multiple
commutations at a time. Hence, this paper proposes two modified
space vector (MSV) modulation strategies, aimed at the reduction
of the qZSI number of switch commutations at high current
level for shorter periods during the fundamental cycle, i.e.
reducing the switching loss, simplifying the generation of the gate
signals by utilizing only three reference signals, and achieving a
single switch commutation at a time. These modulation strategies
are analyzed and compared to the conventional ones, where a
reduced-scale 1 kVA three-phase qZSI is designed and simulated
using these different modulation strategies. Finally, the 1 kVA
three-phase qZSI is implemented experimentally to validate the
performance of the proposed modulation strategies and verify
the reported analysis.
Index Terms—Constant-boost, discontinuous modulation, high-
boost, impedance-based inverter, maximum-boost, modulation,
pulse width modulation (PWM), quasi-Z-source inverter (qZSI),
shoot-through, simple-boost, space vector, switching losses, z-
source inverter (ZSI).
I. INTRODUCTION
S INGLE-STAGE DC-AC POWER CONVERTERS withboost capabilities offer an interesting alternative compared
to the two-stage approach [1]–[6], i.e. boost-converter (BC)-
fed voltage source inverter (VSI), which is mandatory for
low or variable voltage energy sources, such as photovoltaic
(PV) and fuel cell (FC) sources [7]–[12]. These single-
stage dc-ac power converters have undergone a fast evolution
during the last few years to replace the conventional two-
stage architecture, where this evolution has been started by
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2017.
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kicking off the three-phase Z-source inverter (ZSI) in 2003 [4].
Consequently, several research activities have been established
on the so-called ZSI to improve its performance from many
perspectives, such as the overall gain, the voltage stresses
across the different devices, and the continuity of the input
current. Hence, many improvements and modifications have
been adopted on the topology itself and even its control and
modulation, resulting in several topologies and modulation
strategies. Most of these improvements and modifications
are reviewed and compared in [5], [13], [14]. Among these
different topologies, the three-phase quasi-ZSI (qZSI), shown
in Fig. 1, is the most commonly used topology due to its
simple structure and continuous input current [15], [16]. This
qZSI has been deeply studied for several applications, such
as the automotive applications and the renewable energy ones,
especially PV and fuel cells [17]–[20].
The three-phase qZSI, shown in Fig. 1, inserts an impedance
network between the input dc source and the standard B6-
bridge, where this impedance network comprises two inductors
and two capacitors in addition to a diode. This impedance net-
work makes it possible for the B6-bridge to use an additional
switching state to the standard eight ones of the space vector
(SV) modulation, in which a short circuit on the impedance
network can be achieved using any combination of the B6-
bridge different phase legs [4]. Such additional state, which
is called shoot-through (ST) state, has the responsibility of
embracing the boosting capability within the inversion one.
Several modulation strategies can be utilized to modulate the
three-phase qZSIs and the other equivalent topologies, where
some of them uses two additional reference signals to generate
the ST state. These modulation strategies increase the number
of switch commutations, i.e. an increased effective switching
frequency, and leads to multiple commutations at a time. Such
increase in effective switching frequency is affecting only the
impedance network, i.e. reducing its requirements, but not
affecting the output ac filter, as the ST states are inserted
inside the zero ones. On the other hand, other modulation
strategies utilize six reference signals in order to modulate
the three-phase qZSIs, where the ST state is achieved by
overlapping each two switches in any phase-leg at the instant
of their commutation. Although this modulation category is not
affecting the effective switching frequency of the B6-bridge, it
results in a continuous commutation of the B6-bridge switches
with high current value. Accordingly, it has been seen that
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several demerits exist behind the use of these conventional
modulation strategies, such as:
• high number of commutations;
• multiple commutations at a time;
• high effective switching frequency, which is affecting
only the impedance network requirements, but not the
output ac filter;
• complicated generation of the gate signals due to the
utilization of five reference signals;
• continuous commutation during the fundamental cycle
with high current level in some modulation strategies.
Furthermore, some of these modulation strategies result in a
low frequency component in the input dc side currents and
voltages due to the variation of the ST duty cycle, which
results in higher passive element requirements to minimize the
effect of this low frequency component on the output ac side.
Note that depending on the employed modulation strategy,
some of the prior demerits do not exist.
Hence, with the aim of improving the conventional con-
tinuous modulation strategies, this paper proposes two mod-
ified SV (MSV) modulation strategies for the three-phase
qZSIs, called simple-boost MSV (SBMSV) and maximum-
boost (MBMSV) modulation strategies. It is worth to note that
these modulation strategies are applicable for other equivalent
topologies that use the same conventional modulation strate-
gies.
More positive aspects can be gained as a consequence
of using the proposed SBMSV and MBMSV modulation
strategies with the three-phase qZSIs, where the merits are
as follows:
• simpler generation of the gate signals due to the utiliza-
tion of three reference signals only;
• effectively reduced number of switch commutations, re-
sulting in reduced switching losses;
• single commutation at a time;
• constant ST duty cycle using the SBMSV modulation
strategy, i.e. no low frequency component in the input dc
side;
• the B6-bridge switches are commutating at high current
levels for one-third of the fundamental cycle;
• improved converter efficiency as a consequence of the
reduced commutations.
The rest of this paper is organized as follows: section II re-
views the operation and modulation of the three-phase qZSIs,
where the commonly used modulation strategies are reviewed
as well. Then, the proposed SBMSV and MBMSV modulation
strategies are introduced and analyzed in section III. Further-
more, this section compares these modulation strategies with
the conventional ones, which has been reviewed in section II.
In order to elucidate and verify the prior discussion and analy-
sis, comparative simulation results are presented in section IV
using MATLAB/PLECS models, where a 1 kV A three-phase
qZSI is utilized for the sake of experimental validation. Finally,
experimental results of a 1 kV A three-phase qZSI prototype
are included in section V to validate and verify the theoretical
analysis and the simulation results.
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Fig. 3. Continuous modulation strategies with three phase-legs ST reference and carrier signals. (a) simple-boost sinusoidal (SBS) modulation strategy [4];
(b) maximum-boost sinusoidal (MBS) modulation strategy [21]; (c) constant-boost sinusoidal (CBS) modulation strategy [22]; (d) simple-boost SV (SBSV)
modulation strategy [14], where the modulation index M = 0.7, the modulation-to-fundamental frequency ratio Mf = 9, which is low for illustrative
purposes, and T1 is the fundamental period.
II. REVIEW OF THREE-PHASE QZSI OPERATION AND
MODULATION
The three-phase qZSI, as shown in Fig. 1, inserts an
impedance network, that comprises two similar inductors (L)
and two capacitors (C1 and C2), between the dc input source
and the standard B6-bridge, in addition to a diode (Dnw).
This combination has been followed to obviate the use of an
additional boosting stage, i.e. BC, and allow the use of an
additional switching state to the standard eight states of the
SV modulation. In this switching state, which is called the
ST state, all the switches of the B6-bridge are turned ON
simultaneously or at least two switches of any phase leg [4],
[15]. This ST state or period is inserted inside the two zero
states, in order not to affect the active states and the output
voltage consequently. Fig. 2 shows the equivalent circuit of
the three-phase qZSI during the ST and the non-ST states.
During the ST state, the inductors are being charged as shown
in Fig. 2(a). On the other hand, during the non-ST states,
the dc source and both inductors are feeding the ac load, i.e.
the inductors are discharging, while the capacitors are being
charged as shown in Fig. 2(b).
The three-phase qZSIs can be modulated using any of
the modulation strategies employed for the three-phase ZSIs.
These modulation strategies are divided into the following
categories:
• continuous modulation strategies with three phase-legs
ST [14];
• continuous modulation strategies with single phase-leg
ST [23];
• discontinuous modulation strategies [23].
A. Continuous Modulation Strategies with Three Phase-Legs
ST
The continuous modulation strategies with three phase-legs
ST are the most commonly used strategies. These modulation
strategies uses two additional reference signals (e∗1 and e
∗
2) in
order to insert the ST state twice in the two standard zero
states. Depending on the shape of the main and the additional
reference signals, the following common modulation strategies
can be obtained:
• simple-boost sinusoidal (SBS) modulation shown in
Fig. 3(a) [4];
• maximum-boost sinusoidal (MBS) modulation shown in
Fig. 3(b) [21];
• constant-boost sinusoidal (CBS) modulation shown in
Fig. 3(c) [22];
• simple-boost SV (SBSV) modulation shown in Fig. 3(d)
[14],
where these modulation strategies use the three standard
reference signals (v∗a, v
∗
b , and v
∗
c ) of the sinusoidal or the
SV modulation schemes used with the VSI, in addition to two
more reference signals (e∗1 and e
∗
2). Note that the employed
modulation-to-fundamental frequency ratio (Mf ) in Fig. 3 is
set to a low value for illustrative purposes.
Among these modulation strategies, the SBSV modulation
strategy, shown in Fig. 3(d), is the most commonly used one,
due to its simplicity and high voltage gain [14]. Using this
modulation strategy, the three-phase qZSI is modulated as
follows: according to Fig. 4(a), the B6-bridge switches are
modulated in the conventional way like the VSI by comparing
v∗a, v
∗
b , and v
∗
c with the carrier signal. Then, when the carrier
signal is higher than e∗1 or lower than e
∗
2, the B6-bridge goes
to the ST state by turning ON all the switches simultaneously
as shown in Fig. 4(b).
Comparing these modulation strategies, two additional ref-
erence signals (e∗1 and e
∗
2) are mandatory, which make the
generation of the gate signals quite complicated compared to
the standard VSI. Moreover, the generation of e∗1 and e
∗
2 is
complicated in some cases like the CBS modulation strategy
as shown in Fig. 3(c), where the equations used to generate
such references are described in [22].
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B. Continuous Modulation Strategies with Single Phase-Leg
ST
Alternatively, single phase-leg ST approach can be utilized
[23]. Using this approach, the ST state is inserted six times in
each switching cycle using one phase-leg at a time by overlap-
ping each two switches during their commutation instants [23].
Such method can be achieved using any modulation scheme
used with the VSI, where Fig. 5 shows the single phase-leg ST-
based SV (1P-SV) modulation strategy, in which six reference
signals are used in order to modulate the qZSI. According to
[23], these reference signals are given by
v∗maxu = v
∗
max +
D0
2
,
v∗maxl = v
∗
max +
D0
6
,
v∗midu = v
∗
mid +
D0
6
,
v∗midl = v
∗
mid −
D0
6
,
v∗minu = v
∗
min −
D0
6
,
v∗minl = v
∗
min −
D0
2
,
(1)
where D0 is the ST average duty cycle and
v∗max = max(v
∗
a, v
∗
b , v
∗
c ),
v∗mid = mid(v
∗
a, v
∗
b , v
∗
c ),
v∗min = min(v
∗
a, v
∗
b , v
∗
c ),
v∗maxu = max(v
∗
au , v
∗
bu , v
∗
cu),
v∗maxl = max(v
∗
al
, v∗bl , v
∗
cl
),
v∗midu = mid(v
∗
au , v
∗
bu , v
∗
cu),
v∗midl = mid(v
∗
al
, v∗bl , v
∗
cl
),
v∗minu = min(v
∗
au , v
∗
bu , v
∗
cu),
v∗maxl = max(v
∗
al
, v∗bl , v
∗
cl
),
(2)
where v∗a, v
∗
b , and v
∗
c are the SV modulation reference signals
shown in Fig. 3(d), in which M = 0.7.
Using the 1P-SV modulation strategy shown in Fig. 5, the
qZSI is modulated as follows: Sau , Sbu , and Scu are turned
ON when v∗au , v
∗
bu
, and v∗cu are larger than the carrier signal
respectively, while Sal , Sbl , and Scl are turned ON when v
∗
al
,
v∗bl , and v
∗
cl
are smaller than the carrier signal respectively. Due
to the employed difference between the reference signals, an
overlap of one-sixth the total ST time is generated between
each pair of switches in each phase-leg.
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Fig. 6. Reference and carrier signals of the discontinuous modulations
strategies discussed in [23]. (a) positive-dc-link-clamped modulation; (b)
negative-dc-link-clamped modulation, where D0 is the ST average duty cycle
and Mf = 9.
It is worth to note that as a consequence of employing
this modulation strategy, the effective switching frequency
of the B6-bridge is not affected by the ST state as in the
continuous modulation strategy with three phase-legs ST.
Meanwhile, the switches under the the continuous modulation
strategy with single phase-leg ST are commutating during the
entire fundamental period with higher current, which is three
times the three phase-legs ST case. Furthermore, due to the
time variation of the active states, the impedance network is
designed with an effective switching frequency of 2fs as a
worst case, where this issue is verified in the simulation results.
C. Discontinuous Modulation Strategies
Similar to the VSIs, discontinuous modulations strategies
have been discussed in [23], [24] to modulate the three-phase
ZSIs, which are applicable for the three-phase qZSIs as well.
In [23], two modulation strategies have been introduced, where
Fig. 6 shows the reference signals of these modulation strate-
gies using the equations described in [23]. Fig. 6a shows the
positive-dc-link-clamped modulation strategy, while Fig. 6b
shows the negative-dc-link-clamped modulation strategy.
Under those two discontinuous modulation strategies, the
ST state is inserted four times in each switching cycle, and the
qZSI is modulated in the same way as the 1P-SV modulation
strategy introduced before. Finally, the authors in [24] are
utilizing similar reference signals to the hybrid modulation
scheme proposed in [25], achieving the lowest possible num-
ber of commutations. Note that under this modulation strategy,
a low frequency component is existing in the dc side like the
MBS modulation strategy.
Finally, it is worth to note that the discontinuous mod-
ulations strategies are similar to the continuous modulation
strategies with single phase-leg ST. This similarity is in terms
of inserting the ST state using one phase-leg at a time, not
affecting the B6-bridge effective switching frequency, switches
continuous commutation during the entire fundamental period
with higher current, and designing the impedance network with
an effective switching frequency of 2fs.
III. ANALYSIS OF THE PROPOSED MODULATION
STRATEGIES
This section starts first by showing the seen demerits behind
the conventional continuous modulation strategies, employed
for the three-phase qZSIs and reviewed in section II, and
accordingly, it proposes the MSV modulation strategies as an
improved solution to overcome these demerits. Then, the math-
ematical derivation of the proposed modulation strategies is
introduced. Finally, a comparative study between the proposed
modulation strategies and the conventional ones is presented.
A. Proposed Modulation Strategies
The prior art continuous modulation strategies with three
phase-legs ST generate two ST pulses per switching cycle,
resulting in an increased number of commutations, i.e. an
increased effective switching frequency. In Fig. 4(a), it is
obvious that, under the SBSV modulation strategy, each switch
is turned ON and OFF four timer per switching cycle, i.e. 24
commutations per switching cycle for the entire B6-bridge.
Such increased effective switching frequency is affecting only
the impedance network, i.e. reducing its size. On the other
hand, it does not affect the output ac filter, as the added ST
pulses are inserted inside the zero states. Furthermore, each
switch is continuously commutating with one-third the ST
current during the entire fundamental cycle.
Using these conventional modulation strategies, the three
phase-legs are switched ON simultaneously during the ST
period, resulting in an equal distribution of the ST current
among them. Note that it is of paramount importance to
properly design the gate drive circuits, as having a delay for
a fraction of µs can have a catastrophic consequences. This
is due to the fact of having all ST current flowing through
one-phase leg for short periods. Hence, one solution could be
designing each switch to carry the highest possible current as
a worst case.
From the prior discussions, it has been seen that these con-
ventional continuous modulation strategies with three phase-
legs ST make the qZSI suffer from the following demerits:
high number of commutations, multiple commutations at a
time, high effective switching frequency, affecting only the
impedance network size, continuous switch commutation with
one-third the ST current during the entire fundamental cycle,
and complicated generation of the gate signals as it needs two
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Fig. 7. Proposed simple-boost MSV (SBMSV) modulation strategy. (a) reference, carrier, and gate signals, where M = 0.7 and Mf = 9; (b) generation of
the gate signals.
additional reference signals. Hence, this paper proposes two
modulation strategies, called the simple-boost MSV (SBMSV)
and the maximum-boost MSV (MBMSV) modulation strate-
gies to overcome these demerits.
On the other hand, the continuous modulation strategies
with single phase-leg ST generate six ST pulses per switching
cycle utilizing six reference signals in order to modulate the
qZSI. Moreover, each switch is continuously commutating
with the total ST current during the entire fundamental period.
Meanwhile, the proposed modulation strategies make each
switch commutate with the total ST current for only one-third
the fundamental period.
1) SBMSV Modulation Strategy: The SBMSV modulation
strategy, whose reference signals are as shown in Fig. 7(a),
utilizes only three reference signals (v∗a, v
∗
b , and v
∗
c ) to
modulate the three-phase qZSI. These reference signals can be
simply generated from the conventional sinusoidal or SV ones,
where similar reference signals have been studied for the split-
source inverter (SSI) in [1], [3], [26] and for the discontinuous
operation of the VSIs in [27], [28]. Note that the generation
of these reference signals is discussed in a later subsection.
Using the proposed SBMSV modulation strategy, the three-
phase qZSI is modulated in the conventional way like the VSI
by comparing v∗a, v
∗
b , and v
∗
c with the carrier signal. In addition
to that, in order to obtain the ST periods, Sau is maintained ON
when v∗a is larger than or equal v
∗
b and v
∗
c , Sbu is maintained
ON when v∗b is larger than or equal v
∗
a and v
∗
c , and finally
Scu is maintained ON when v
∗
c is larger than or equal v
∗
a and
v∗b . In other words, Sau is turned ON when v
∗
a is larger than
or equal the carrier signal or greater than or equal v∗b and v
∗
c ,
while Sal is turned ON when v
∗
a is smaller than the carrier
signal as shown in Fig. 7(b).
Note that as a consequence of using the proposed SBMSV
modulation strategy, each switch of Sau , Sbu , and Scu is
continuously conducting for one third of the fundamental
period, resulting in less number of commutations compared
to the standard SV modulation. Hence, the gained merits of
using such modulation strategy are as follows:
• reduced number of switch commutations compared to the
conventional modulation strategies;
• single commutation at a time;
• the effective switching frequency of the upper switches
is equal to two-third the carrier frequency;
• the effective switching frequency of the lower switches
is equal to the carrier frequency;
• simple generation of the gating signals as the reference
2.4 paper 4 : modified space vector modulation strategy for zsis 157
7(p
.u
.)
1
−1
t
0 T1
v∗a v
∗
b v
∗
c
Ts0
t
Ts
2
M
ST using
T1
2
︷ ︸︸ ︷ ︷ ︸︸ ︷
Sau
Sal
Sbu
Sbl
Scu
Scl
ST using
ST using
Sau&Sal
Sbu&Sbl
Scu&Scl
0
(a)
v∗b
v∗c
v∗a
Sau
Sal
+
−
+
−
+
− v∗b
v∗a
v∗c
Sau
Sal
+
−
+
−
+
−v∗a
v∗c
v∗b
Sbu
Sbl
+
−
+
−
+
−
v∗a v
∗
cv
∗
b
Sau Sal Sbu Sbl Sau Sal
v∗b
v∗c +
−
+
−
+
−
+
−
+
−
+
−
v∗a
v∗c
v∗b
v∗a
(b)
Fig. 8. Proposed maximum-boost MSV (MBMSV) modulation strategy. (a) reference, carrier, and gate signals, where M = 0.7 and Mf = 9; (b) generation
of the gate signals.
signals are compared to each others in order to force a
certain switch to be maintained ON for a certain period;
• constant ST duty cycle.
2) Proposed MBMSV Modulation Strategy: The MBMSV
modulation strategy uses similar reference signals to the afore-
mentioned SBMSV modulation strategy as shown in Fig. 8(a)
to modulate the three-phase qZSI. Meanwhile, the generation
of the gate signals is quite different as shown in Fig. 8(b), in
which all the zero states have been used as ST ones.
Using the proposed MBMSV modulation strategy, the three-
phase qZSI is modulated in the conventional way like the VSI
by comparing v∗a, v
∗
b , and v
∗
c with the carrier signal. In addition
to that, part of the ST periods is obtained as follows: Sau is
maintained ON when v∗a is larger than or equal v
∗
b and v
∗
c ,
Sbu is maintained ON when v
∗
b is larger than or equal v
∗
a and
v∗c , and finally Scu is maintained ON when v
∗
c is larger than
or equal v∗a and v
∗
b . Meanwhile, the remaining part of the ST
periods is obtained as follows: Sal is maintained ON when
v∗a is smaller than or equal v
∗
b and v
∗
c , Sbl is maintained ON
when v∗b is smaller than or equal v
∗
a and v
∗
c , and finally Scl
is maintained ON when v∗c is smaller than or equal v
∗
a and
v∗b . In other words, Sau is turned ON when v
∗
a is larger than
or equal the carrier signal or larger than or equal v∗b and v
∗
c ,
while Sal is turned ON when v
∗
a is smaller than the carrier
signal or smaller than or equal v∗b and v
∗
c .
As a consequence of using the proposed MBMSV modula-
tion strategy, the following merits are obtained:
• further reduction in switch commutations compared to the
aforementioned proposed SBMSV modulation strategy;
• single commutation at a time;
• the effective switching frequency of the B6-bridge is
equal to two-third the carrier frequency;
• the ST period is inserted twice inside each switching
cycle;
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Fig. 9. Switching pattern during any sector using the standard SV and the
proposed modified SV modulation strategies. (a) standard SV modulation
scheme; (b) proposed SBMSV modulation strategy; (c) proposed MBMSV
modulation strategy, where Ta and Tb are the equivalent times of the active
states, Tz is the total equivalent time of the zero states, and Tzm is the
minimum value of Tz .
• the impedance network sees twice the switching fre-
quency, resulting in a reduction in the high frequency
component;
• reduced voltage stresses due to the full conversion of
the zero states into ST states like the conventional MBS
modulation strategy;
• simple generation of the gating signals.
Meanwhile, the following demerits exist:
• variable ST duty cycle;
• low frequency component in the impedance network
voltages and currents, resulting in higher inductance and
capacitance requirements to mitigate its effect on the ac
side,
where these demerits exist for the conventional MBS modula-
tion strategy, which is seen to be more beneficial in high speed
drives, in which a high fundamental frequency is needed [29],
[30].
3) Reference Signals Derivation of the Proposed SBMSV
and MBMSV Modulation Strategies: The reference signals of
the proposed MSV modulation can be obtained by recalling
the switching pattern of the SV modulation scheme during any
sector shown in Fig. 9(a), where Ta and Tb are the equivalent
times of the active states, while Tz is the total equivalent
time of the zero states. Hence, redistributing the zero states
equivalent time without affecting the active states time and
the states sequence is the key point. The minimum value of
Tz (i.e. Tzm) is first calculated by
Tzm = Ts{1− 2M · sin(pi
6
)}. (3)
(p
.u
.)
1
0
t
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M
Fig. 10. Reference and carrier signals of the proposed SBMSV modulation
strategy using two control parameters for closed-loop applications.
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Fig. 11. Variation of the normalized peak dc-link voltage (vˆinv/Vin) versus
the variation of the normalized output peak phase voltage (Vϕ1/Vin) for
the three-phase qZSIs using the conventional and the proposed modulation
strategies.
Then, redistributing Tz as shown in Fig. 9(b) and Fig. 9(c)
results in the reference signals of the proposed modulation
strategies. Finally, it is worth to note that the reference signals
can be generated from the equivalent sinusoidal or SV ones by
subtracting the positive envelope (i.e. max(v∗a, v
∗
b , v
∗
c )) from
the sinusoidal or SV reference signals and then adding M or
M/2 to obtain the reference signals of the SBMSV modulation
strategy or the MBMSV modulation strategy respectively [26],
[31].
B. Mathematical Derivation
1) Using the SBMSV Modulation Strategy: The mathemat-
ical derivation of the three-phase qZSI using the proposed
SBMSV modulation strategy can be obtained using the same
procedure followed in [4], [15]. The ST duty cycle is constant
and its average (D0) as a function of the modulation index
(M ), defined in Fig. 7(a), is calculated by
D0 = 1−M. (4)
Then, from the voltage-second balance across both induc-
tors, the normalized average capacitor voltages (VC1/Vin
and VC2/Vin) and the normalized maximum dc-link voltage
(vˆinv/Vin) are given by
VC1
Vin
=
1−D0
1− 2D0 =
M
2M − 1 , (5)
VC2
Vin
=
D0
1− 2D0 =
1−M
2M − 1 , (6)
2.4 paper 4 : modified space vector modulation strategy for zsis 159
9vˆinv
Vin
=
1
2M − 1 . (7)
The normalized fundamental output peak phase voltage
(Vϕ1/Vin) can be calculated by
Vϕ1
Vin
= M · vˆinv√
3Vin
=
M
2
√
3M −√3 . (8)
Finally, the required inductance and capacitance can be
calculated from
L =
M · (1−M) · Vin
(2M − 1) · fs ·∆IL , (9)
C1 =
(1−M) · Iin
fs ·∆VC1
, (10)
C2 =
(1−M) · Iin
fs ·∆VC2
, (11)
where fs is the switching frequency, Iin is the average input
dc current, ∆IL is the peak-to-peak inductor current ripple,
and ∆VC1 and ∆VC2 are the peak-to-peak voltage ripples of
C1 and C2 respectively.
Note that it is possible to separate D0 from M using
the proposed SBMSV modulation strategy and introduce two
control parameters for closed-loop application as shown in
Fig. 10, where this criteria is similar to what has been
discussed in [26] for the SSI.
2) Using the MBMSV Modulation Strategy: Following the
procedure used in [15], [21], the mathematical derivation of
the qZSI using the proposed MBMSV modulation strategy
can be obtained. It is quite obvious from Fig. 8(a) that the ST
period is variable due to the variation of the lower peaks of
the reference signals. This ST duty cycle variation is repeated
six times inside the fundamental period (T1) and it is given
by
D(θ) = 1 +M · sin(θ + pi
6
), (12)
where 7pi6 ≤ θ ≤ 3pi2 , θ = 2piT1 , and T1 is as defined in Fig. 8(a).
Hence, the average value of the ST duty cycle (D0) as a
function of M is calculated by
D0 = 1− 3M
pi
. (13)
Then, as followed before, the normalized average capacitor
voltages (VC1/Vin and VC2/Vin) and the normalized maxi-
mum dc-link voltage (vˆinv/Vin) are given by
VC1
Vin
=
1−D0
1− 2D0 =
3M
6M − pi , (14)
VC2
Vin
=
D0
1− 2D0 =
pi − 3M
6M − pi , (15)
vˆinv
Vin
=
pi
6M − pi . (16)
The normalized fundamental output peak phase voltage
(Vϕ1/Vin) can be calculated by
Vϕ1
Vin
= M · vˆinv√
3Vin
=
piM
6
√
3M −√3pi . (17)
Finally, following the approach introduced in [1], the re-
quired inductance and capacitance, considering the low fre-
quency component only, can be estimated from
L ≈ M · Vin
35pi(6M − pi) · f1 ·∆IL , (18)
C1 ≈ 2M · Iin
35pi2 · f1 ·∆VC1
, (19)
C2 ≈ 2M · Iin
35pi2 · f1 ·∆VC2
, (20)
where f1 is the fundamental frequency.
It is worth to note that the high frequency component
has not been considered in the aforementioned equations as
it is negligible compared to the low frequency component.
Meanwhile, for the applications that has a high fundamental
frequency, the following equations can be used:
L ≈ M · Vin
35pi(6M − pi) · f1 ·∆IL +
3M · (pi − 3M) · Vin
2(6piM − pi2) · fs ·∆IL ,
(21)
C1 ≈ 2M · Iin
35pi2 · f1 ·∆VC1
+
(pi − 3M) · Iin
2pifs ·∆VC1
, (22)
C2 ≈ 2M · Iin
35pi2 · f1 ·∆VC2
+
(pi − 3M) · Iin
2pifs ·∆VC2
, (23)
where the switching frequency is doubled due to the insertion
of the ST periods twice per switching cycle.
Note that using the proposed MBMSV modulation strategy,
it is not possible to separate D0 from M and introduce
two control parameters as discussed before for the proposed
SBMSV modulation strategy. Hence, under this modulation
scheme the closed-loop control should be implemented using
only M , which is out of the scope of this paper.
C. Comparative Study
In order to clarify and summarize the gained merits as
a consequence of using the proposed modulation strategies
instead of the conventional continuous modulation strategies,
a comparative study is shown in Table I. According to this
table, it is obvious that the proposed modulation strategies
achieve the lowest possible number of commutations utilizing
the lowest number of reference signals, which is three. On the
other hand, among the conventional modulation strategies, the
MBS modulation strategy gives the lowest possible number
of commutations, but it results in a low frequency component
in the ST duty cycle, that requires higher input dc side filter
requirements to mitigate its effect on the output ac side. Mean-
while, the proposed MBMSV modulation strategy achieves
a much lower number of commutations, but it introduces
the same low frequency component introduced by the MBS
modulation strategy.
Moreover, Fig. 11 shows the variation of the normalized
peak dc-link voltage (vˆinv/Vin) versus the variation of the
normalized output peak phase voltage (Vϕ1/Vin) using the
conventional and the proposed modulation strategies. As it can
be seen, the proposed SBMSV modulation strategy achieves
the same voltage gain and stresses like the SBSV and the
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TABLE I
COMPARISON BETWEEN CONVENTIONAL AND PROPOSED MODULATION STRATEGIES FOR THE THREE-PHASE QZSIS
Modulation Strategy SBS MBS CBS SBSV 1P-SV Proposed Proposed
SBMSV MBMSV
Modulating signals Fig. 3(a) Fig. 3(b) Fig. 3(c) Fig. 3(d) Fig. 5 Fig. 7(a) Fig. 8(a)
Number of reference 5 6 3
signals
Number of ST pulses(1) 2 6 1 2
Number of commutations(2) 24 16 20 24 12 10 8
ST generation complexity Normal Normal Complicated Normal Simple Simple
ST duty cycle variation Constant Variable Constant Constant Constant Constant Variable
Low frequency No Yes No No No No Yes
component(3)
Upper switches effective
2fs 4fs/3 5fs/6 2fs fs
2fs/3
2fs/3
switching frequency(4)
Lower switches effective
fsswitching frequency(4)
Input dc side seen
2fs 2f
(8)
s fs 2fsswitching frequency(4)
Input dc side passive Low High(3) Low Low Low Normal High(3)elements requirements
Output ac side seen
fsswitching frequency(4)
Output ac side passive Normal
elements requirements
Peak current in (
Iϕ1 +
2Iin + ∆IL
3
)(5) (
Iϕ1 + 2Iin + ∆IL
)(6)
each switch
ST average duty
1−M 1− 3
√
3M
2pi
1−
√
3M
2
1−M 1−M 1−M 1− 3M
picycle (D0)(7)
Normalized peak dc-link 1
2M − 1
pi
3
√
3M − pi
1√
3M − 1
1
2M − 1
1
2M − 1
1
2M − 1
pi
6M − pivoltage (vˆinv/Vin)
Normalized output peak M
4M − 2
piM
6
√
3M − 2pi
M
2
√
3M − 2
M
2
√
3M −√3
M
2
√
3M −√3
M
2
√
3M −√3
piM
6
√
3M −√3piphase voltage (Vϕ1/Vin)
1 Calculated per switching cycle.
2 Calculated as a maximum worst case for the entire B6-bridge per switching cycle.
3 The low frequency component in the input dc side voltages and currents due to the ST duty cycle variation.
4 Calculated as a function of the carrier switching frequency (fs).
5 Practically, due to any delay in the gating signals, it should be designed for
(
Iϕ1 + 2Iin + ∆IL
)
.
6 For the proposed modulation strategies, this current is only for one-third the fundamental cycle, then the peak value is equal to Iϕ1.
7 Considering the definition of M in each equivalent figure.
8 Due to the active states time variation, it changes from 2fs to 6fs. Hence, 2fs is considered as a worst case.
TABLE II
GENERAL PARAMETERS OF THE DESIGNED 1 kV A THREE-PHASE
QUASI-Z-SOURCE INVERTER (QZSI)
Vin 200 V Lf 1 mH f1 50 Hz
Vϕ1 110
√
2 V Cf 10 µF fs 20 kHz
CBS ones, while the proposed MBMSV modulation strategy
achieves the same voltage gain and stresses as the MBS
modulation strategy.
IV. SIMULATION RESULTS
In order to examine the functionality of the proposed mod-
ulation strategies and verifying the reported analysis, a 1 kV A
three-phase qZSI, whose circuit diagram has been shown in
Fig. 1, is designed and simulated using MATLAB/PLECS
models. This three-phase qZSI is assumed to be fed from a
200 V dc source and the connected load is resistive (Rload)
of 36 Ω. The general parameters of this three-phase qZSI are
summarized in Table II.
TABLE III
PARAMETERS OF THE DESIGNED 1 kV A THREE-PHASE QUASI-Z-SOURCE
INVERTER (QZSI) THAT DEPENDS ON THE EACH MODULATION
STRATEGY
M vˆinv L C1 C2
(p.u.) (V ) (mH) (µF ) (µF )
SBSV 0.7951 338.9 0.8 31.65 30.7
SBMSV 0.7951 338.9 1.6 63.3 61.4
MBMSV 0.8564 280.5 9.6 671.9 754.3
In order to obtain a fundamental output RMS phase voltage
of 110 V , the modulation index has been adjusted to different
values, depending on the employed modulation strategy. The
selected parameters for each modulation strategy are as given
by Table III, where the two proposed and the conventional
SBSV modulation strategies have been considered. In this
table, L, C1, and C2 have been selected assuming ∆IL ≈
35% of Iin, ∆VC1 ≈ 0.3% of VC1 , and ∆VC2 ≈ 1.2% of VC2
respectively. Note that the obtained parameters in Table III
have been calculated utilizing the aforementioned equations.
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Fig. 12. Obtained simulation results of the 1 kV A three-phase qZSI using the conventional SBSV and 1P-SV and the proposed SBMSV and MBMSV
modulation strategies, where the dc-link voltage (vinv) with a zoom for one switching cycle, the capacitors voltages (vC1 and vC2 ), the load phase voltages
(vlabc ), the inductors current (iL), and the load phase currents (ilabc ) are shown from top to bottom.
Table III illustrates two important points. The first point
is that the impedance network requirements using the con-
ventional SBSV modulation strategy is half of the proposed
SBMSV modulation strategy, but the number of switch com-
mutations is much higher as discussed in Table I. The second
one is that the proposed MBMSV modulation strategy is suit-
able for the applications in which the fundamental frequency
is high, otherwise, the impedance network is bulky.
Utilizing the parameters given in Table II and Table III,
the qZSI has been simulated using the conventional SBSV
and the proposed SBMSV and MBMSV modulation strategies,
where Fig. 12 illustrates the obtained simulation results. The
obtained simulation results in Fig. 12 show the dc-link voltage
(vinv) with a zoom for one switching cycle, the capacitors
voltages (vc1 and vc2 ), the load phase voltages (vlabc ), the
inductors currents (iL), and the load phase currents (ilabc )
for each modulation strategy. These simulation results confirm
and verify the functionality and the reported analysis of the
proposed modulation strategy. Furthermore, Fig. 13 shows
the currents in the switches Sau and Sal (iSau and iSal )
using the conventional SBSV and the proposed SBMSV and
MBMSV modulation strategies. As it can be seen, using the
conventional SBSV modulation strategy, Sau and Sal are
continuously commutating unlike the proposed modulation
strategies. It is worth to note that from a practical perspective,
a delay in the gating of the different switches might happen
leading to achieve the ST state by one phase leg. Hence, the
switch should be selected for (Iϕ1 + 2Iin + ∆IL) not for
(Iϕ1 +
2Iin + ∆IL
3
).
Moreover, this figure confirms the prior discussion about the
maximum current through the switches using the different con-
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Fig. 14. Simulated spectrum of the inductor current and the output line voltage of the 1 kV A three-phase qZSI using the SBSV and the proposed SBMSV
modulation strategies, where the the proposed one is examined using two carrier frequencies.
tinuous modulation strategies with three phase-legs ST, where
the proposed ones increases the current through the switch but
for one-third the fundamental period, while the conventional
modulation strategies have lower maximum current, due to
dividing the current among the three phase legs.
Furthermore, Fig. 12 and Fig. 13 show the same results
using the 1P-SV modulation strategy, where the model pa-
rameters are the same as the SBSV one given in Table III.
From Fig. 12, it is obvious that the ST state is inserted six
times inside the switching cycle using the 1P-SV modulation
strategy, but due to the time variation of the active states a
small low frequency components appears in the dc side. More-
over, under the same modulation strategy the qZSI switches are
continuously commutating at high current value as shown in
Fig. 13, which is expected to introduce high switching losses.
The spectrum of the inductor current (iL) and the output
line voltage (vab) are shown in Fig. 14 using the SBSV
and the proposed SBMSV modulation strategies, where the
latter one is considered using two different carrier frequencies.
These spectrums confirm the prior discussion and demonstrate
the merit behind the proposed modulation strategy. Moreover,
using any of the proposed modulation strategies, considering
doubling the carrier frequency, i.e. 2fs, the number of commu-
tations is still lower and the output ac side filter requirements
are decreased.
Finally, in order to examine the effect of the proposed
modulation strategies on the inverter efficiency, the switching
and conduction losses of the IGBTs and the input diode have
been calculated using PLECS, utilizing the IGBT model of the
IXGH30N120B3D1 and the diode model of VS30EPH06PbF.
Fig. 15 shows the distribution of these losses at full-load,
where the conventional SBSV and 1P-SV and the proposed
SBMSV modulations strategies have been considered. This
figure shows the merit of the reduced number of commutations
using the proposed modulation strategies. Note that it is
possible to use theoretical equations to calculate the switching
and conduction losses as introduced in [15], which gives
the same results obtained from PLECS as it depends on the
characteristics of the employed switches.
V. EXPERIMENTAL RESULTS
For the sake of validating the functionality of the proposed
modulation strategies and verify the prior simulation results, an
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Fig. 16. 1 kV A three-phase quasi-Z-Source Inverter (qZSI).
experimental prototype of 1 kV A three-phase qZSI has been
implemented as shown in Fig. 16 using the same switches as in
the simulation before (i.e. six IXGH30N120B3D1 IGBTs and
one VS30EPH06PbF diode). The parameters of this prototype
are given in Table IV, where these parameters have been
selected according to the prior design using the proposed
SBMSV modulation strategy.
This prototype has been tested using the conventional SBSV
and the obtained results are as shown in Fig. 17(a), in which
the dc-link voltage (vinv), the voltage across C1 (vC1 ), the
inductor current (iL), and the load current (ila ) are shown.
Moreover, Fig. 17(b) shows a zoom of these results for four
switching cycles. Then, the same prototype has been tested
again using the proposed SBMSV modulation strategy and
the same results, introduced before, are shown in Fig. 17(c)
and Fig. 17(d). These figures verify the simulation results and
TABLE IV
PARAMETERS OF THE 1 kV A THREE-PHASE QUASI-Z-SOURCE INVERTER
(QZSI) EXPERIMENTAL PROTOTYPE
Vin 200 V Lf 1 mH f1 50 Hz
Vϕ1 110
√
2 V Cf 10 µF fs 20 kHz
L 1.7 mH C1 60 µF C2 60 µF
confirm the prior reported analysis.
In order to test the proposed MBMSV modulation strategy
using this prototype, the fundamental frequency (f1) has been
increased to 200 Hz, and the obtained results are shown in
Fig. 18. The fundamental frequency has been increased in
order to avoid the need of a bulky impedance network.
It is worth to note that the merit behind single commutation
of the proposed modulation strategies can be noticed by
comparing Fig. 17(d) and Fig. 18(b) with Fig. 17(b). Those
figures show that the conventional SBSV modulation strategy
results in higher voltage spikes across the different switches,
leading to the mandatory use of higher voltage switches or
using snubber circuits, which will lead to a lower efficiency.
Finally, the efficiency has been measured using the SBSV,
the SBMSV, and the MBMSV modulation strategies, where the
obtained results are as shown in Fig. 19. This figure confirms
the merit of having a reduced number of commutations, where
higher efficiency can be reached. Note that in this figure, the
SBSV and the SBMSV modulation strategies are utilizing the
same parameters given in Table IV, while the MBMSV one
is using different value of f1, which is 200 Hz, and the same
other parameters.
VI. CONCLUSION
This paper has proposed two improved modulation strate-
gies based on a modified space vector (MSV) modulation
scheme in order to enhance the performance of the three-phase
quasi-Z-source inverter (qZSI). These modulation strategies
are called the simple-boost MSV (SBMSV) and the maximum-
boost MSV (MBMSV). It has been seen that the conventional
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Fig. 17. Obtained experimental results of the 1 kV A three-Phase qZSI, where (a) and (b) are using the SBSV modulation strategy, (c) and (d) are using
the proposed SBMSV modulation strategy. In these figures, the dc-link voltage (vinv), the voltage across C1 (vC1 ), the inductor current (iL), and the load
current (ila ) are shown, and (b) and (d) are showing a zoom of (a) and (c) respectively.
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Fig. 18. Obtained experimental results of the 1 kV A three-Phase qZSI using the proposed MBMSV modulation strategy, where the dc-link voltage (vinv),
the voltage across C1 (vC1 ), the inductor current (iL), and the load current (ila ) are shown, and (b) is showing a zoom of (a). Note that the fundamental
frequency is increased to 200 Hz.
modulation strategies, employed for the so-called qZSI, make
the ZSI suffers from the following demerits:
• high number of commutations;
• multiple commutations at a time;
• high effective switching frequency, which is affecting
only the impedance network requirements, but not the
output ac filter;
• complicated generation of the gate signals due to the
utilization of five reference signals;
• continuous commutation during the fundamental cycle
with high current value in some modulation strategies.
Note that depending on the employed modulation strategy,
some of the prior demerits do not exist. Hence, this paper has
proposed those two modulation strategies to overcome these
demerits, where the gained merits from the proposed SBMSV
modulation strategy are as follows:
• reduced number of switch commutations compared to the
conventional modulation strategies;
• single commutation at a time;
• the effective switching frequency of the upper switches
is equal to two-third the carrier frequency;
• the effective switching frequency of the lower switches
is equal to the carrier frequency;
• simple generation of the gating signals as the reference
signals are compared to each others in order to force a
certain switch to be maintained ON for a certain period;
• constant ST duty cycle.
On the other hand, the MBMSV modulation strategy intro-
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Fig. 19. Measured efficiency of the three-phase 1 kV A quasi-Z-Source
Inverter (qZSI) using different modulation strategies at different loading
conditions. Note that the SBSV and the SBMSV modulation strategies are
utilizing the same parameters given in Table IV, while the MBMSV one is
using different value of f1, which is 200 Hz, and the same other parameters.
duces the following merits:
• further reduction in switch commutations compared to the
aforementioned proposed SBMSV modulation strategy;
• single commutation at a time;
• the effective switching frequency of the B6-bridge is
equal to two-third the carrier frequency;
• the ST period is inserted twice during each switching
cycle;
• the impedance network sees twice the switching fre-
quency, resulting in a reduction in the high frequency
component;
• reduced voltage stresses due to the full conversion of
the zero states into ST states like the conventional MBS
modulation strategy;
• simple generation of the gating signals.
Meanwhile, the following demerits exist in the MBMSV
modulation strategy:
• variable ST duty cycle;
• low frequency component in the impedance network
voltages and currents, resulting in higher inductance and
capacitance requirements to mitigate its effect on the ac
side.
Thus, the proposed MBMSV modulation strategy is seen to be
more beneficial in high speed motor drives, in which higher
fundamental frequency exist.
The proposed modulation strategies have been analyzed and
simulated using a MATLAB/PLECS model, where 1 kV A
three-phase qZSI has been designed and simulated. Moreover,
experimental results and efficiency measurements have been
introduced to confirm the introduced analysis and discussions.
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Abstract—Impedance source inverters are experiencing a
solid evolution since the first release of the traditional Z-source
inverter (ZSI) in 2003, and among the abundant structures,
quasi-ZSI (qZSI) is commonly studied for many applications due
to its simple structure and having a continuous input current.
Despite such attractive performance of the qZSI in various
applications, it suffers from an inferior performance during
partial-load operation, resulting in a limited range of operation.
Hence, this paper introduces a conceptual study of the qZSI
partial-load operation, demonstrating two important aspects in
order to maintain the highest possible performance within the
desired operating range. Firstly, a design aspect concerning the
proper sizing of the impedance network inductance using linear
and non-linear chokes is introduced. Secondly, a control aspect is
proposed based on utilizing higher effective switching frequency
through switching among different modulation schemes. Finally,
a 3 kVA qZSI prototype is utilized in order to experimentally
validate the reported analysis and discussions.
Index Terms—Continuous conduction mode (CCM), discon-
tinuous conduction mode (DCM), impedance source inverter,
partial-load, quasi-Z-source inverter (qZSI), shoot-through, space
vector modulation, Z-source inverter (ZSI).
I. INTRODUCTION
Impedance source inverters with buck and boost capabil-
ities in a single-stage operation are interesting and relevant
alternatives to the traditional two-stage architecture, in which
a boost converter-fed voltage source inverter (VSI), which
is shown in Fig. 1, is commonly used [1]–[4]. This family
of power converters, i.e. the impedance source inverters, is
experiencing a fast evolution since the first release of the Z-
source inverter (ZSI) in 2003, where many different structures
have been developed since then [1], [5], [6]. Despite this
evolution, all of these different structures, except for the split-
source inverter (SSI) [4], [7], are utilizing the same basic
principle of operation, which is inherited from the original
ZSI [1]. Such principle of operation implies the use of an
additional switching state, called shoot-through (ST) state,
under which the inverter bridge acts as a short circuit, and this
is permissible due to the utilization of an impedance network
between the dc source (Vin) and the inverter bridge [1], [8].
Among the abundant structures of the impedance source
inverters, the three-phase quasi-ZSI (qZSI), which is shown
in Fig. 2, is commonly used due to its simple structure and
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Fig. 1. Traditional two-stage dc-ac architecture using a boost converter-fed
three-phase voltage source inverter (VSI).
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Fig. 2. Three-phase quasi-Z-source inverter (qZSI).
continuous input current [9]–[11]. This qZSI has been studied
for many applications, such as photovoltaic (PV) systems [12],
[13], energy storage [14], and electric vehicles [15].
Despite this attractive exploitation of the qZSI in many
applications, it suffers from an inferior performance at partial-
load operation, which is mandatory for many applications.
This inferior performance arises from the variation of the
dc-link voltage (vdc) between three voltage levels, unlike
the normal operation, under which vdc pulsates between two
voltage levels only. Those two voltage levels are as follows:
the zero-voltage level, i.e. vdc = 0, which occurs during the
ST state, while the other one is the peak-voltage level, i.e.
vdc = vˆdc, being vˆdc is the peak value of vdc, which occurs
during the non-ST states. On the other hand, under partial-load
condition and during the non-ST states, vdc varies between two
different voltage levels. Note that this operation is similar to978-1-5386-5541-2/18/$31.00 c©2018 IEEE
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the discontinuous conduction mode (DCM).
In the literature, the different modes of operation of the ZSI
and the qZSI have been investigated in [16]–[18]. The authors
in [16] have investigated the different modes of operations that
the ZSI might go through under a small impedance network
inductance or a low power factor. Moreover, the critical value
of the impedance network inductance in order to avoid the
unwanted abnormal modes of operation is mentioned in [16]
for the ZSI. On the other hand, the qZSI abnormal modes
of operation have been discussed in [17], [18], in which
the critical value of the impedance network inductance is
introduced in order to ensure a proper operation.
Although the prior studies, the only introduced solution in
order to eliminate these unwanted modes of operation and
ensure a proper operation of the converter is the replacement
of the impedance network diode with an active switch. Fur-
thermore, the wide range of operation, which is mandatory
for many applications, has never been discussed before for
these family of power converters. Accordingly, this paper
starts first by introducing a conceptual study of the qZSI
partial-load operation, demonstrating the proper sizing of the
impedance network inductance using linear and non-linear
chokes, which has some merits compared to the linear one,
in order to maintain the highest possible performance within
the desired operating range. Moreover, this paper discusses
the possibility of switching among the different modulation
schemes at partial-load in order to obtain a higher effective
switching frequency for the impedance network, and utilize the
smallest possible impedance network inductance with wider
range of operation as a consequence.
The rest of this paper is organized as follows: Section II
reviews the operation and modulation of the three-phase qZSI.
Then, the partial-load operation of the qZSI and the proper
sizing of its impedance network inductance for a desired
range of operation are studied in Section III. Furthermore, this
section discusses the effect of switching among the different
modulation schemes for the qZSI in order to achieve a wide
range of operation with minimal inductance requirements. In
order to verify the reported analysis and modulation scheme,
the experimental results using a 3 kVA three-phase qZSI are
presented in Section IV. Finally, conclusions are reported
in Section V.
II. REVIEW OF THE QZSI OPERATION AND MODULATION
The traditional three-phase VSI shown in Fig. 1 utilizes
eight different switching states in order to modulate the B6-
bridge and to achieve the inversion operation. These eight
states comprises six active states and two zero states. In
addition to these different eight switching states, the three-
phase qZSI shown in Fig. 2 can utilize an additional switching
state, which is not permissible in the traditional VSIs, in
order to embrace the boosting capability within the inversion
operation. This additional switching state, which is called ST
state, is permissible in the impedance source inverters due to
the utilization of an impedance network between the dc source
and the B6-bridge as depicted in Fig. 2 for the qZSI.
During the ST state, the inverter bridge is equivalent to
a short-circuit and the dc-link voltage (vdc) is equal to zero
as shown in Fig. 3. This can be achieved by simultaneously
turning ON each pair of switches in one, two, or three-
phase legs, which corresponds to seven different possible
combinations. On the other hand, during the non-ST states,
i.e. the conventional active and zero states, the inverter bridge
acts as a current source and vdc is equal to a constant value,
i.e. vdc = vˆdc, as depicted in Fig. 3 assuming negligible
capacitor voltage ripple. Note that the impedance network
inductors (Ln1 and Ln2) are charged during the ST state, while
the impedance network capacitors (Cn1 and Cn2) are charged
during the non-ST states.
In order to fulfill such operation, many modulation schemes
can be utilized, where these different schemes have been
reviewed and compared in [19], [20]. According to [9], [20],
the simple-boost modified space vector (SBMSV) modula-
tion scheme, whose reference signals are depicted in Fig. 4,
achieves high performance. Under this modulation scheme, the
three-phase qZSI shown in Fig. 2 is modulated as follows: for
phase a, Sa,u is turned ON when v∗a is larger than the carrier
signal or larger than v∗b and v
∗
c , while Sa,l is turned ON when
v∗a is smaller than the carrier signal. Similarly, phase-legs b
and c can be modulated in the same way.
Then, according to [9], the value of the impedance network
inductors, using the SBMSV modulation scheme, can be
calculated by
Ln1 = Ln2 = Ln ≥ M · (1−M) · Vin
(2M − 1) · fs ·∆IL , (1)
where M is the modulation index defined in Fig. 4, Vin is
the input dc voltage, fs is the switching frequency, and ∆IL
is the peak-to-peak inductor current ripple. Hence, assuming
that the input power is equal to the output power, Ln can be
calculated for the rated output power (Po) from
Ln ≥ M · (1−M) · Po
(2M − 1) · fs ·∆IL · Iin , (2)
where Iin is the average input current. Thus, considering a
certain desired peak-to-peak inductor current ripple (∆IL) at
full-load, the required impedance network inductance (Ln) can
be calculated from (2).
III. PARTIAL-LOAD OPERATION OF THE QZSI
A. Conceptual Study of the qZSI Partial-Load Operation
The qZSI can have several modes of operations like the
ZSI, where the authors in [16] have mentioned that some of
these unwanted operating modes occur at low power factor
or when a small impedance network inductance is utilized.
Meanwhile, if the impedance network inductance is properly
selected, these unwanted modes of operation can be avoided
as discussed in [17], [18].
The qZSI normal operation implies that the dc-link voltage
(vdc) pulsates between two voltage levels, where the first one
is the zero voltage level, which occurs during the ST state,
while the other one is the peak voltage level, which occurs
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Fig. 3. Equivalent circuits of the three-phase qZSI during the different switching states under its normal operation, showing the dc-link voltage (vdc) and
current (idc) during one switching state, where Ts is the switching time. Note that iin is the input current, which is equal to the sum of the inductor currents,
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Fig. 4. Reference and carrier signals of the simple-boost modified space
vector (SBMSV) modulation scheme for one fundamental cycle, where T1
is the fundamental period and M is the modulation index [9]. Note that the
modulation-to-fundamental frequency ratio (Mf ) is set to be 9, which is low
and it is for illustrative purposes.
during the non-ST states as shown in Fig 3. Meanwhile, under
partial-load condition, the peak voltage level is divided into
two regions with different voltage levels as shown in Fig 5,
which results in an inferior operation in terms of increasing
the voltage stresses across the switches and also increasing the
distortion in the output ac voltage.
Such partial-load operation can be clarified as follows: as
long as the impedance network diode (Dn) is ON, which must
occur during the non-ST states, the dc-link voltage (vdc) is
equal to the sum of vCn1 and vCn2 , i.e. (vdc = vCn1 + vCn2 ),
which is similar to the normal operation. Meanwhile, if Dn
is OFF during the non-ST states, vdc is equal to vCn1 which
is equal to (Vin + vCn2 ), assuming negligible current ripple is
Ln1 and Ln2. The later scenario or mode of operation occurs
when the peak value of the output phase current (ˆio) is equal
to (2 · iin), being iin is the input current which is equal to the
current through Ln1 and Ln2. Then, (2·iin) remains equal to iˆo
as shown in Fig 5. Note that a negligible load current ripple
is assumed, which results in negligible voltages across Ln1
and Ln2 when Dn is OFF during the non-ST states. Hence,
if the load current ripple is not negligible, vdc is equal to
(vCn1 + vLn1 ), which is also equal to (Vin + vCn2 + vLn2 ).
B. Classical Approaches for Wide Range of Operation
1) Active Approach: A conventional approach that is usu-
ally used in order to avoid any of the qZSI unwanted modes of
operation is the replacement of the impedance network diode
(Dn) with an active switch (Sn), where this switch is turned
ON during the non-ST states [16], [21]. Thus, the dc-link
voltage (vdc) is forced to be equal to the sum of vCn1 and
vCn2 during the entire non-ST period as shown in Fig. 6. It
is worth to note that such utilization of a controlled switch
allows a bidirectional power flow capability. Meanwhile, two
demerits arise as a consequence: the first demerit is the
generation of an additional control signal, while the second
one is the mandatory need of generating a dead-time between
the gate signal of Sn and the ST-state as shown in Fig. 6 in
order to avoid any short circuit across the impedance network
capacitors.
2) Passive Approach: On the other hand, considering a
minimum output power level (Po,min), Ln must be estimated
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Fig. 5. Equivalent circuit of the three-phase qZSI when iˆo is equal to (2·iin),
where this scenario occurs during partial-load operation.
from
Ln ≥ M · (1−M) · Vin
(4M − 2) · fs · Po,min · ( 1
Vin
− 1
3
√
2Vϕ · cos(ϕ)
)
,
(3)
where Vϕ is the fundamental output RMS phase voltage and
cos(ϕ) is the load power factor.
An interesting and relevant passive solution that can be
used in order to extend the operating range of the qZSI is
the utilization of a non-linear choke, such as Magnetics Inc
Kool Mµ [22]. As it is well known, this non-linear choke
is characterized by its variable inductance versus the dc bias
variation as shown in Fig. 7 for the Kool Mµ 77109A7 toroid
core with 75 turns. Fig. 7 shows that for lower dc bias levels,
the non-linear choke has a high inductance, while the choke
inductance is lower at higher dc bias levels. Hence, it is
possible to design a non-linear choke in order to have a certain
value of the inductance at the desired partial-load power.
In order to design the non-linear choke for an intended
operating range, the required inductance value at full load is
calculated using (2), while the desired one at partial-load is
calculated using (3). Then, the non-linear choke must ensure
that the inductance is higher than the prior calculated values
at full and partial-loads. Finally, it is worth to note that the
efficiency of a non-linear choke is higher than the efficiency
of a linear choke of the same inductance value [23].
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Fig. 6. Equivalent circuit of the three-phase qZSI when iˆo is larger than
(2 · iin) under partial-load condition using an active switch (Sn) instead of
the impedance network diode (Dn). Note that Sn is turned ON during the
non-ST states and turned OFF during the ST state in order to avoid short
circuiting the impedance network capacitors.
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Fig. 7. Estimated inductance variation of a Kool Mµ 77083A7 toroid core
from Magnetics Inc with 75 turns. Note that Y represents the desired linear
choke value at full load conditions, while X represents the desired linear
choke value in order to ensure an intended operating range for the 3 kVA
system, whose parameters are listed in Table I.
C. Modulation-Based Approach for Wide Range of Operation
One of the simple approaches that can be used in order to
extend the qZSI operation is to increase the effective switching
frequency of the impedance network (fn,eff ) at light load
condition in order to minimize the inductors peak-to-peak
current ripples. Thus, the peak value of the output phase
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Fig. 8. Reference and carrier signals of the simple-boost space vector (SBSV)
modulation scheme for one fundamental cycle [9]. Note that e∗u and e∗l are
used in order to generate the ST state by comparing them with the carrier
signal.
TABLE I
PARAMETERS OF THE 3 kV A THREE-PHASE QZSI PROTOTYPE
Vin 400 V Vϕ 220 V M 0.7951
fs 60 kHz Ln1,2 0.37 mH Cn1,2 20 µF
f1 50 Hz Lf,abc 1.0 mH Cf,abc 4.7 µF
current (ˆio) stays smaller than twice the minimum value of
the inductor current.
Such increase in fn,eff can be achieved using two ap-
proaches. The first approach, which is a straight forward one,
is to increase the carrier frequency itself. Meanwhile, the
second approach keeps the same carrier frequency but changes
the used modulation scheme to another one, where fn,eff is
much higher.
An example for the second approach is changing the used
SBMSV modulation scheme, whose reference signals are as
shown in Fig. 4 and fn,eff = fs, to the simple-boost space
vector (SBSV) modulation scheme, whose reference signals
are shown in Fig. 8 and fn,eff = 2fs [9].
It is worth to note that the authors in [19], [20] have
introduced a comprehensive review of the different modulation
schemes used for the three-phase impedance source inverters.
This comprehensive review includes a detailed comparison
among these schemes demonstrating the effective switching
frequency of the impedance network under each modulation
scheme.
IV. EXPERIMENTAL RESULTS
In order to verify the prior analysis and discussions, a
3 kV A three-phase qZSI prototype, whose parameters are
listed in Table I, is utilized. Note that Table I shows the desired
impedance network inductance at full load, which is designed
using (1) in order to have a peak-to-peak current ripple (∆IL)
of 0.7Iin at full load, i.e. ∆IL = 5.25 A.
This three-phase qZSI is desired to be operated at a partial-
load of 1 kW as minimum power level with a unity power
factor. Thus, according to (3), the desired inductance must be
increased to be 0.65 mH . Hence, it is not recommended to
use the prior designed impedance network inductance value,
i.e. 0.37 mH , at 1 kW as it results in an inferior performance
as shown in Fig. 9. Fig. 9(a) shows the dc-link voltage (vdc),
the voltage across Cn1 (vCn1 ), and the current through Ln1
(iin) at full load, while the same results are shown again
in Fig. 9(b) at partial-load, where the output power is equal
vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
(a)
vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
(b)
Fig. 9. Experimental results of the 3 kV A qZSI at the maximum and
minimum desired output power levels using the SBMSV modulation scheme
shown in Fig. 4, where the used parameters are listed in Table. I. (a) Full
load operation and the output power is equal to 3 kW ; and (b) partial-load
operation and the output power is equal to 1 kW , i.e. 30% of the rated power.
Note that in both results the dc-link voltage (vdc), the voltage across Cn1
(vCn1 ), and the current through Ln1 (iin) are shown.
vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
Fig. 10. Partial load results of the 3 kV A qZSI using an increased effective
switching frequency of the impedance network under the SBSV modulation
scheme shown in Fig. 8. In this result, the dc-link voltage (vdc), the voltage
across Cn1 (vCn1 ), and the current through Ln1 (iin) are shown. Note that
the output power is equal to 1 kW , i.e. 30% of the rated power, and the
effective switching frequency is equal to 120 kHz.
to 1 kW . Comparing Fig. 9(a) and Fig. 9(b) confirms the
prior discussion about the inferior performance of the qZSI
under partial-load condition. Note that the prior shown results
in Fig. 9 are based on the SBMSV modulation scheme shown
in Fig. 4.
In order to overcome such poor performance, the prior
mentioned approaches can be utilized. Fig. 10 shows the same
prior partial-load results using an increased effective switching
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vCn1 (300 V/Div)
10 µs/Div
vdc (300 V/Div)
iin (2 A/Div)
Fig. 11. Partial load results of the 3 kV A qZSI using a non-linear choke.
In this result, the dc-link voltage (vdc), the voltage across Cn1 (vCn1 ), and
the current through Ln1 (iin) are shown. Note that the output power is equal
to 1 kW and the used non-linear choke is a Kool Mµ 77109A7 toroid core
from Magnetics Inc with 75 turns, where Fig. 7 shows its inductance variation
versus the dc bias.
frequency of the impedance network (fn,eff ) under the SBSV
modulation scheme shown in Fig. 8, where fn,eff = 120 kHz.
Meanwhile, Fig. 11 considers the non-linear choke solution,
where a Kool Mµ 77109A7 toroid core from Magnetics Inc
with 75 turns. Note that this core has been selected and
designed with this number of turns in order to ensure a proper
operation for the qZSI within the desired range, i.e. 1 to 3 kW ,
where the minimum and the maximum operating points are
highlighted in Fig 7.
These results confirm the introduced analysis in this paper
and verify the importance of the proposed solutions in order
to improve the performance of the qZSI for a wide range of
operation.
V. CONCLUSION
The quasi-Z-source inverter partial-load operation has been
investigated in this paper, where its normal and abnormal
operations have been discussed. Moreover, the sizing of the
impedance network inductors has been introduced in order to
ensure a proper operation within the desired operating range.
In addition, different active and passive solutions have been
discussed for the sake of extending the operating range without
increasing the inductance requirements.
Finally, experimental results using a 3 kV A three-phase
qZSI have been introduced in order to verify the introduced
analysis, discussions, and solutions, where these solutions have
demonstrated effective enhancement in the qZSI performance
at partial-load.
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Abstract—In several electrical DC-AC power conversions, the
AC output voltage is higher than the input voltage. If a voltage-
source inverter (VSI) is used, then an additional DC-DC boosting
stage is required to overcome the step-down VSI limitations.
Recently, several impedance source-converters are gaining higher
attentions [1], [2], as they are able to provide buck-boost
capability in a single conversion stage. This paper proposes
the merging of the boost stage and the VSI stage in a single
stage DC-AC power conversion, denoted as split-source inverter
(SSI). The proposed topology requires the same number of active
switches of the VSI, three additional diodes, and the same eight
states of a conventional space vector modulation. It also shows
some merits compared to Z-source inverters (ZSI), especially in
terms of reduced switch voltage stress for voltage gains higher
than 1.15. This paper presents the analysis of the SSI and
compares different modulation schemes. Moreover, it presents
a modified modulation scheme to eliminate the low frequency
ripple in the input current and the voltage across the inverter
bridge. The proposed analysis has been verified by simulation
and experimental results on a 2.0 kW prototype.
Index Terms—DC-AC, Pulse width modulation, Single-stage,
Space vector, Split-source inverter, Voltage source inverter, Z-
source inverter
I. INTRODUCTION
Voltage source inverters (VSIs) are the most common DC-
AC power converters employed in any power electronic sys-
tem. The VSI embraces only the buck capability with the
inversion stage, i.e. the output AC voltage can not exceed
the available DC input voltage. This point is not an issue
for many applications with high DC rail. Meanwhile, several
applications require the output AC voltage to exceed the input
DC voltage. Hence, the use of an additional boosting stage
is mandatory for these applications such as fuel cells-based
systems, that are characterized by a low and unregulated
input voltage [3]–[5]. Recently, DC-AC power converters
which embrace the buck-boost capability in a single stage are
gaining attention due to their merits compared to the two-stage
equivalent in terms of size, cost, weight, and complexity of
the whole system [6]–[10]. The most common topology in this
power converter category is the conventional Z-source inverter
(ZSI) topology, shown in Fig. 1 and introduced in [1]. This
inverter exploits an impedance network that comprises four
passive elements in addition to a diode that carries the full
power to work as a buck-boost stage. Several topologies exist
for the so-called ZSI in addition to the conventional one shown
in Fig. 1, among them the quasi-ZSI (qZSI) and the current
A. Abdelhakim and P. Mattavelli are with DTG, University of Padova, Italy
e-mail: (ahmed.a.abdelrazek@ieee.org, mattavelli@ieee.org).
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Figure 1. Z-source inverter (ZSI)
fed qZSI are introduced in [11]–[14]. Other topologies like
the switched-inductor ZSI (SL-ZSI) and the switched-inductor
qZSI are discussed in [15], [16]. Moreover, the semi-ZSI is
another ZSI topology introduced as a low cost solution for
single-phase photo-voltaic systems [17]. Most of the single
stage DC-AC power converter topologies are reviewed in [2],
while their different modulation schemes are reviewed in [18].
The so called ZSI requires an additional switching state out
of the conventional eight states, besides having a discontinuous
input current and utilizing four passive elements. Hence, this
paper proposes a different topology called the split-source in-
verter (SSI), shown in Fig. 2. This topology utilizes a reduced
passive element-count compared to the ZSI, in addition to a
diode for each inverter leg. The advantages of the proposed
topology, compared to the ZSI, are: a continuous input current,
a standard modulation strategy that employs the same eight
states of the voltage source inverter, a constant inverter voltage
with a low frequency component. This topology is derived
by integrating a boost converter into a three phase VSI, by
connecting the boost inductor to the switching nodes of the in-
verter legs via diodes. The employment of the boost converter
in DC-AC power conversion was first studied in [19], [20],
where [19] studies the possibility of making a combination
from two boost-converters to get a sinusoidal output voltage.
The work discussed in [20] instead, has introduced the possi-
bility of eliminating the boost converter semiconductor active
switch by utilizing the lower semiconductor active switch of
a single-phase VSI for power factor correction application.
This paper is organized as follows: the analysis and mod-
ulation of the proposed three-phase SSI is discussed in
section II, where the space vector pulse width modulation
(SVPWM) is utilized in addition to the sinusoidal PWM
(SPWM) and the third-harmonic injected PWM (THPWM)
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Figure 2. Proposed three-phase split-source inverter (SSI)
schemes. Moreover, section II introduces a modification of the
space vector modulation scheme to enhance the performance
of the SSI, by eliminating the low frequency component in
the inverter voltage and the inductor current. In section III,
the conventional ZSI is reviewed using several modulation
schemes and compared to the proposed SSI. Finally, a 2.0
kW SSI is designed, simulated, and experimentally tested in
section IV to validate the proposed topology.
II. THREE-PHASE SPLIT SOURCE INVERTER TOPOLOGY
A. Operation
The three-phase SSI, shown in Fig. 2, uses the same B6-
bridge of the conventional three-phase VSI, considering the
same eight states shown in Fig. 3. This inverter uses at least
one of the lower semiconductor switches, S2, S4, and S6,
to charge the inductor L, where seven different states exist
as shown in Fig. 3a-g. Meanwhile, it uses only one state
to discharge this inductor and charge the inverter DC link
capacitor, as shown in Fig. 3h. The charging of L can be
done considering three semiconductor switches as shown in
Fig. 3a, or two semiconductor switches as shown in Fig. 3b,
Fig. 3c, and Fig. 3e, or one semiconductor switch as shown in
Fig. 3d, Fig. 3f, and Fig. 3g. Fig. 3 shows that the employed
diodes in this topology suffers from different commutations
during one switching cycle.
B. Modulation
This subsection discusses the modulation schemes of the
proposed three-phase SSI topology. The SVPWM scheme
is considered first, then the standard sinusoidal and third-
harmonic injected modulation schemes are analyzed. More-
over, the effect of biasing the reference signals of these
modulation schemes is discussed and applied on the third-
harmonic injected modulation scheme, to show its merit over
the unbiased case in terms of voltage stresses.
1) SVPWM Scheme: The operation of the three-phase SSI
described before does not require any special pulses to be
generated or modifications of the standard modulation schemes
of the VSI for its basic operation. Hence, the same modulation
schemes of the VSI are applied to the SSI in this paper, where
the space vector pulse width modulation (SVPWM), whose
equivalent reference signals are shown in Fig. 4 [21], [22], is
utilized to explain the idea behind the basic modulation of the
SSI. In Fig. 4, θ = ω1t, where ω1 is the fundamental angular
frequency.
According to Fig. 3 and Fig. 4, the inductor L is charged
when at least one of the reference signals is smaller than the
carrier signal. The explanation can be simplified by consider-
ing a virtual envelope representing the negative peaks of the
reference signals, where the operation of the SSI is as follows;
when this envelope is smaller than the carrier signal, the
inductor is charging as shown in Fig. 3a to Fig. 3g, and when
this envelope is larger than the carrier signal, the inductor is
discharging and the capacitor is charging as shown in Fig. 3h.
2) Other PWM Schemes: Other standard PWM schemes,
like the sinusoidal PWM (SPWM) and the third-harmonic
injected PWM (THPWM), can be used with the proposed
inverter topology. Moreover, the effects of biasing the refer-
ence signals of any modulation scheme are investigated with
reference to the THPWM modulation. Hence, three additional
modulation schemes are analyzed in this subsection: SPWM,
THPWM, and the biased THPWM (BTHPWM). The reference
signals of these modulation schemes are shown in Fig. 5.
C. Mathematical Derivation
1) SVPWM Scheme: The inductor L of the SSI is charged
with a duty cycle D, where D = ty/(tx+ ty) being tx and ty
defined in Fig. 4. For the SVPWM scheme discussed in [21],
[22], considering the modulation index M definition shown in
Fig. 4, D is related to M by
D(θ) =
1
2
{1−Msin(θ − 2pi
3
)} (1)
where 0 ≤ θ ≤ pi3 . Based on (1) and Fig. 4, the duty cycle
D is not constant, as it varies with a low frequency equals to
six times the fundamental frequency. This variation is higher
in the case of the sinusoidal pulse width modulation (SPWM)
scheme, where D varies with a low frequency equals to three
times the fundamental frequency with higher amplitude. The
duty cycle variation of the SVPWM is bounded by Dmin and
Dmax given by
Dmin = 0.5 +
√
3M
4
(2)
Dmax = 0.5 +
M
2
(3)
The inductor is charged with an average duty cycle Dav
given by
Dav = 0.5 +
3M
2pi
(4)
Based on the inductor flux balance and the capacitor charge
balance, the normalized average inverter voltage VinvVDC is given
by
Vinv
VDC
=
1
1−Dav (5)
where, VDC is the input DC voltage. Substituting (4) in (5)
yields
Vinv
VDC
=
2pi
pi − 3M (6)
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Figure 3. Switching states of the three-phase SSI neglecting the load conditions (a) State 000 and Vsw = 0 (b) State 001 and Vsw = 0 (c) State 010 and
Vsw = 0 (d) State 011 and Vsw = 0 (e) State 100 and Vsw = 0 (f) State 101 and Vsw = 0 (g) State 110 and Vsw = 0 (h) State 111 and Vsw = Vinv ,
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Figure 4. Equivalent reference signals of the space vector pulse width modulation (SVPWM) scheme (a) Reference and carrier signals for one fundamental
cycle (b) Zoom on the reference and carrier signals for two switching cycles, where M=0.6, the frequency modulation index Mf=13, tx is the inductor
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Figure 5. Other possible modulation schemes for the three-phase SSI (a) Standard sinusoidal PWM scheme with M=0.8 (b) Standard third-harmonic injected
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4From (6), the normalized output fundamental peak phase
voltage Vφ1VDC is
Vφ1
VDC
=
2piM√
3pi − 3√3M (7)
Finally, the selection of the inductor should consider the
high frequency and the low frequency current components
due to the switching and the duty cycle variation respectively.
This is done by finding high frequency ripple for the inductor
current ∆ILh and the capacitor voltage ∆Vinvh given by
∆ILh =
DVDC
fsL
(8)
∆Vinvh =
(1−D)IDC
fsC
(9)
The low frequency terms in both input inductor current and
inverter voltage are caused by the duty cycle modulation, given
by (1). The low frequency inductor voltage ripple, assuming
constant inverter voltage, is given by |VLl | = (1−D(θ))Vinv ,
while the low frequency capacitor current ripple, assuming
constant inductor current, is given by |ICl | = (1−D(θ))IDC .
Now, in order to estimate the low frequency ripple com-
ponents, only the fundamental terms of |VLl | and |ICl | are
considered, which are proportional to the fundamental term of
Fourier series of D(θ)
Dl =
6M
35pi
(10)
Thus,
∆ILl ≈
DlVinv
6ω1L
=
MVinv
70pi2f1L
(11)
∆Vinvl ≈
DlIDC
6ω1C
=
MIDC
70pi2f1C
(12)
Under worst conditions, the low frequency ripple is added
to the high frequency one; thus, the required inductance and
capacitance are given by
L ≈ MVinv
70pi2f1∆IL
+
DmaxVDC
fs∆IL
(13)
C ≈ MIDC
70pi2f1∆Vinv
+
(1−Dmin)IDC
fs∆Vinv
(14)
where, ∆IL = ∆ILl+∆ILh and ∆Vinv = ∆Vinvl+∆Vinvh.
2) Other PWM Schemes: The mathematical equations for
the SPWM, the THPWM, and the BTHPWM modulation
schemes are introduced in this subsection, where the duty cycle
(D) and its average value (Dav) of each modulation of these
modulation schemes can be determined by
D(θ) =

0.5− M
2
sin(θ) ⇒ SPWM
0.5− M√
3
{sin(θ) + 1
6
sin(3θ)} ⇒ THPWM
M
2
− M√
3
{sin(θ) + 1
6
sin(3θ)} ⇒ BTHPWM
(15)
where 7pi6 ≤ θ ≤ 11pi6 , and M is modulation index shown in
Fig. 5.
Dav =

1
2
+
3
√
3
4pi
M ⇒ SPWM
1
2
+
3
2pi
M ⇒ THPWM
{1
2
+
3
2pi
}M ⇒ BTHPWM
(16)
Meanwhile, the normalized inverter and output fundamental
peak phase voltages can be determined by
Vinv
VDC
=

4pi
2pi − 3√3M ⇒ SPWM
2pi
pi − 3M ⇒ THPWM
2pi
2pi − (pi + 3)M ⇒ BTHPWM
(17)
Vφ1
VDC
=

2piM
2pi − 3√3M ⇒ SPWM
2piM√
3pi − 3√3M ⇒ THPWM
2piM
2
√
3pi − (pi + 3)√3M ⇒ BTHPWM
(18)
for these modulation schemes.
Finally, the inductor and the capacitor values can be calcu-
lated considering the same steps as before. The result is
L ≈ KMVinv
6pif1∆IL
+
DmaxVDC
2fs∆IL
(19)
C ≈ KMIDC
6pif1∆Vinv
+
(1−Dmin)IDC
2fs∆Vinv
(20)
where, K is a constant given by
K =

3
√
3
8pi
⇒ SPWM
27− 4pi√3
36pi
+
3
35pi
⇒ THPWM,BTHPWM
(21)
and Dmin, and Dmax are the minimum and the maximum
values of the duty cycle given by
Dmin =

1
2
+
1
4
M ⇒ SPWM
1
2
+
2
√
3
9
M ⇒ THPWM
{1
2
+
2
√
3
9
}M ⇒ BTHPWM
(22)
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5Dmax =

1
2
+
1
2
M ⇒ SPWM
1
2
+
1
2
M ⇒ THPWM
M ⇒ BTHPWM
(23)
Note that, the low frequency ripple components in the
case of the THPWM and the BTHPWM schemes have been
calculated considering the lowest two harmonics of the Fourier
series of (15) because they have comparable amplitudes. As
a worst condition, the two harmonic amplitudes have been
simply summed together and they yield the two terms in the
K definition of (21).
It worth noting that the low frequency component using
the SPWM scheme is very high compared to the SVPWM
due to two main reasons: the first one is the order of the
low frequency component, which is six times the fundamental
component using the SVPWM scheme and three times the
fundamental component using the SPWM scheme, while the
second reason is the lower duty cycle variations for the
SVPWM scheme, which results in a lower low frequency
component amplitude. The ratio between the low frequency
component in the inductor current using the SPWM scheme
and its equivalent using the SVPWM scheme can be calculated
from the low frequency terms in (13) and (19) to be 7.58.
The same ratio exist for the low frequency component in the
inverter voltage neglecting the high frequency term.
D. Modified SVPWM Scheme
The low frequency component in the inductor current and
the inverter voltage using the aforementioned modulation
schemes is important. This low frequency component can be
eliminated by fixing the duty cycle D. This can be done by
recalling the switching pattern of the SVPWM scheme during
any sector shown in Fig. 6a, where Ts is the sampling time, Ta
and Tb are the sector two equivalent active states times, and
Tz is the zero states equivalent time. Hence, redistributing the
zero states equivalent time without affecting the active states
time is the key point. The discharging time tx of the inductor
L is fixed to the minimum value of the zero state equivalent
time Tzm, given by
tx = Tzm = Ts{1− 2Msin(pi
6
)} (24)
during any sector as shown in Fig. 6b, where the remaining
zero states time is assigned to the other zero state.
By making tx = Tzm, the biasing, discussed before, is
automatically achieved as shown in Fig. 7, where the reference
signals using this modification are showed. Fig. 7 shows that
the lower virtual envelop is constant, where the duty cycle D
is now fixed and equal to M.
The normalized inverter and output fundamental peak phase
voltages can now be calculated by
Vinv
VDC
=
1
1−M (25)
Vφ1
VDC
=
M√
3(1−M) (26)
Finally, the inductor and capacitor values can be calculated,
as in the boost converter, by considering only the switching
frequency ripple given by (8) and (9) with D = M, i.e.:
L =
MVDC
fs∆IL
(27)
C =
(1−M)IDC
fs∆Vinv
(28)
E. Modulation Schemes Comparison
To compare between these different modulation schemes,
the normalized inverter voltage Vinv/VDC is shown versus the
normalized output fundamental peak phase voltage Vφ1/VDC
in Fig. 8a. Meanwhile, the duty cycle variation ∆D is shown in
Fig. 8b versus the normalized output fundamental peak phase
voltage Vφ1/VDC for four modulation schemes out of five, as
the modified SVPWM scheme has no duty cycle variations.
∆D is calculated based on the minimum duty cycle (Dmin)
and the maximum duty cycle (Dmax).
Fig. 8 shed the light upon two important points: the first one
is the higher duty cycle variation for the SPWM compared to
the other modulation schemes, which calls for higher values of
the passive elements for the same inductor current and inverter
voltage low frequency components, and the second point is
the reduced switch voltage stress using the BTHPWM and the
modified SVPWM schemes, which is the main merit behind
the biasing. The less voltage stresses using the BTHPWM
and the modified SVPWM schemes is the result of a reduced
zero state interval shown in Fig. 3a as this state increases the
charging time of the inductor. Hence, the active states which
controls the output voltage are mainly controlling the inverter
voltage with negligible contribution of this zero state.
III. CURRENT AND VOLTAGE STRESSES COMPARISON
This section shows the current and voltage stresses of the
proposed topology using the SVPWM scheme versus the
corresponding stresses of the conventional ZSI considering
its commonly used PWM schemes. The boosting function
in the ZSI is accomplished using the impedance network,
shown in Fig. 1, which requires an extra zero state, called
the shoot-through state, added to the conventional eight states
of the VSI to add the boosting capability. This extra state
is achieved by gating the same semiconductor switches on
the same leg simultaneously, which could be fulfilled using
seven methodologies; gating one leg per time, gating two legs
simultaneously, and gating the three legs simultaneously [1].
If the shoot-through state is fulfilled by gating the three legs
simultaneously, the current through all the switches is two
times the inductor current that equals the DC average current.
Hence, each semiconductor device of the B6-bridge should
withstand a current of ( 2IL3 + Iφ1). Meanwhile, the bottom
switches in the SSI should carry a current of (IL + Iφ1),
while the upper switches of the SSI should carry a current
of ( IL3 + Iφ1).
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Figure 7. Equivalent reference signals of the modified SVPWM scheme
There are three common PWM schemes employed for the
ZSI introduced in [1], [23], [24]. These modulation schemes
uses additional envelops to generate the shoot-through state as
shown in Fig. 9, where the difference between these modula-
tion schemes is the shape of the employed envelop. The first
modulation scheme introduced in [1], called the simple boost
PWM scheme, has the reference signals shown in Fig. 9a.
This PWM scheme has the two constant envelops equals
the peaks of the sinusoidal reference signals. The second
modulation scheme introduced in [23], called the maximum-
boost PWM scheme, uses the positive and the negative peaks
of the sinusoidal reference signals to generate the desired
envelops as shown in Fig. 9b. Finally, the third modulation
scheme introduced in [24], called the constant-boost PWM
scheme, uses the equations given by (29), (30) to generate
the desired envelops as shown in Fig. 9c. The normalized
output fundamental peak phase voltage and the normalized
inverter voltage as a function of the modulation index M are
summarized in Table I for the three modulation schemes.
UB =
{
M(
√
3 + sin(θ − 2pi3 )) 0 ≤ θ ≤ pi3
Msin(θ) pi3 ≤ θ ≤ 2pi3
(29)
LB =
{
Msin(θ − 2pi3 ) 0 ≤ θ ≤ pi3
M(sin(θ)−√3) pi3 ≤ θ ≤ 2pi3
(30)
Finally, the current stresses in the different switches of the
SSI and ZSI are summarized in Table II, where, Imax and Iav
are the maximum and average currents in each single switch
respectively, while TST is the shoot-through state equivalent
time.
The normalized inverter voltage Vinv/VDC against the
normalized output fundamental peak phase voltage Vφ1/VDC
is shown in Fig. 10 for the ZSI and the proposed topology
considering different modulation schemes for both topologies.
This figure shows an important merit for the proposed topol-
ogy over the Z-source inverter, which is the reduced voltage
stresses for voltage gains higher than 1.15.
IV. A 2.0 KW SSI: SIMULATIONS AND EXPERIMENTAL
RESULTS
A. Design Procedure
This subsection shows the design steps of a 2.0 kW SSI,
where the SSI is assumed to be fed from a fuel cell stack with
a nominal voltage of 100 V. The design steps are elucidated
in TABLE III. The selection of the inductor and the capacitor
of the SSI is accomplished based on the desired current and
voltage ripples in both elements respectively using (13) and
(14) for the SVPWM and using (19) and (20) for the remaining
PWM schemes, considering an inductor current ripple of 25%
and a capacitor voltage ripple of 2%. The same table shows
that the use of the modified SVPWM scheme reduces the
switch voltage stresses while maintaining the same output
voltage amplitude, and requires lower passive component
values compared to the other modulations schemes, where the
selection of the passive elements is accomplished based on the
desired current and voltage ripples as before using (27) and
(28).
B. Simulation Results
A MATLAB/Simulink model has been built to simulate the
operation of the designed 2.0 kW system using the analyzed
modulation schemes. The simulation results are shown in
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Figure 8. Comparative figures between the SPWM, the THPWM, the BTHPWM, the SVPWM, and the modified SVPWM schemes (a) Vinv/VDC versus
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Figure 9. Reference signals of ZSI common modulation schemes (a) Simple-boost PWM scheme (b) Maximum-boost PWM scheme (c) Constant-boost PWM
scheme, where M=0.8, the frequency modulation index Mf =9
Table I
INPUT/OUTPUT RELATIONS OF THE ZSI USING THE COMMON MODULATION SCHEMES [1], [23], [24]
Simple-boost PWM Maximum-boost PWM Constant-boost PWM
Normalized shoot-through time
1−M 1− 3
√
3M
2pi 1−
√
3M
2(TSTTs )
Normalized inverter voltage 1
2M − 1
pi
3
√
3M − pi
1√
3M − 1(VinvVDC )
Normalized output peak phase M
2(2M − 1)
piM
2(3
√
3M − pi)
M
2(
√
3M − 1)voltage ( Vφ1VDC )
Fig. 11, where the inverter voltage, the output line currents and
the inductor current waveforms are reported. These simulation
results verify the analysis of the proposed topology using the
different PWM schemes and shed the light upon the merit of
the modified SVPWM, in terms of reduced passive elements
as well as reduced switch voltage stress.
The proposed SSI is simulated using PLECS toolbox to
calculate the switching and conduction losses of the semicon-
ductor devices, where the modeled IGBTs are FGW50N60HD
for the lower devices, and IRGIB15B60KD1P for the upper
devices, and the modeled diode is VS-30EPH06PbF for the
additional input diodes.
The obtained switching and conduction losses of the
switches as a percentage of the output power, for different
output power values using the SVPWM and the modified
SVPWM schemes, are showed in Fig. 12, while SPWM and
THPWM modulation schemes revealed almost the same losses
as the SVPWM one and the BTHPWM gives almost the
same losses as the modified SVPWM. This figure shows the
advantage of using the modified SVPWM modulation scheme
also from the conversion efficiency point of view.
C. Experimental Results
This subsection reports the experimental measurements
taken on a 2.0 kW prototype designed according to the pre-
sented procedure. The inverter feeds a star-connected resistive
184 appended publications
8Table II
CURRENT STRESSES IN THE DIFFERENT SWITCHES OF THE SSI AND THE ZSI
SSI ZSI
Upper IGBTs Imax = Iφ1 Imax = 2IL+∆IL3 + Iφ1
Upper freewheeling diodes Imax = IL+∆IL3 + Iφ1 Imax = Iφ1
Lower IGBTs Imax = IL +∆IL + Iφ1 Imax = 2IL+∆IL3 + Iφ1
Lower freewheeling diodes Imax = Iφ1 Imax = Iφ1
Additional diode(s) Imax = IL +∆IL Imax = {IL}/{1− (
TST
Ts
)}
Iav =
IL
3 Iav = IL
V
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Figure 10. Vinv/VDC vs. Vφ1/VDC for the Z-source inverter (ZSI) and the split-source inverter (SSI) considering the different modulation schemes of both
inverters
Table III
DESIGN STEPS OF THE 2.0 KW SPLIT-SOURCE INVERTER (SSI)
V
D
C
I D
C
V
φ
1
p
f
I φ
1
f s f 1
Required M Vinv D Required L Required C
Eq. M Eq. (V) Eq. Dmin, Dav Eq.
L Eq. C
Dmax (mH) (µF )
(a)
10
0
V
20
A
11
0
√ 2
V
0.
8
la
g
7.
58
√ 2
A
10
.0
kH
z
50
H
z
(7) 0.5892 (6) 457
(1),
0.7813 (13) 3.1 (14) 86.6(2), 0.7551,(3), 0.7946
(4),
(b)
(18)
0.6804
(17)
457 0.6701, 0.7813
(19)
15.3
(20)
380(16), 0.8402
(c) 0.5892 457 (22), 0.7268, 0.7813 4.2 152.22(23) 0.7946
(d) 0.7415 363 0.6562, 0.7248 4.0 2410.7415
(e) (26) 0.7293 (25) 369 – 0.7293 0.7293 (27) 1.46 (28) 73.3
(a) SVPWM (b) SPWM (c) THPWM (d) BTHPWM (e) Modified SVPWM
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Figure 11. MATLAB/Simulink model results with different modulation schemes. From left to right: inverter voltage, output line currents and inductor current
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Figure 12. Simulated switching and conduction losses of the proposed SSI
switches using PLECS toolbox
load through an LC filter, whose parameters are summarized
in TABLE IV. The same table reports the values of the input
inductor and the inverter capacitor employed with each inves-
tigated modulation scheme together with the modulation index
used to obtain the same output phase voltage of 110VRMS.
Fig. 13 shows the experimental setup, while Fig. 14 and
Fig. 15 report the main waveforms recorded with the different
modulation schemes. Comparing the measurements with the
theoretical expectations we observe a lower inverter voltage
(roughly 10%) in the prototype, which is caused by both
converter losses and the large dead-time used in the switch
driving signals. Moreover, the residual low frequency oscil-
lation in both inductor current and inverter voltage visible in
the modified SVPWM waveforms can be ascribed to an input
voltage ripple.
The experimental results shown in Fig. 14 and Fig. 15 shed
the light on the value of the low frequency component in the
inductor current and the inverter voltage using the conventional
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Figure 13. Split-Source Inverter Experimental Prototype
modulation schemes. This low frequency component is very
high in the SPWM scheme compared to the other modulation
schemes, which makes it practically difficult to use the SPWM
scheme due to the high passive components requirements using
this scheme. On the other hand, this undesired component is
eliminated using the modified SVPWM scheme, where much
lower passive elements are required compared to the other
modulation schemes.
V. CONCLUSION
This paper proposes a different single-stage DC-AC power
converter called split-source inverter (SSI). This inverter has
some merits compared to the other single-stage DC-AC power
converters, which can be summarized as follows:
• Shorter commutation path compared to the ZSI
• The same standard modulation schemes of the VSI
• The same eight switching states of the VSI
• The same number of active switches as the VSI
• Continuous input current
Moreover, this paper showed the different modulation
schemes for the proposed SSI, in addition to introducing
a modified modulation scheme to enhance its performance
by eliminating the low frequency component in the inductor
current and the capacitor voltage through a different allocation
of the zero state of the SVPWM modulation. This provision,
automatically causes the biasing of the modulation signals that
proved to be helpful in reducing the switch voltage stress. On
the other hand, the proposed SSI suffers from higher diode
commutations.
The proposed SSI has been theoretically analyzed and
verified using a MATLAB/Simulink model. A 2.0 kW ex-
perimental prototype has been implemented to validate the
theoretical analysis.
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Table IV
PARAMETERS OF THE EXPERIMENTAL 2.0 KW SSI
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L C
(mH) (µF )
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.0
H
z
0.5892 3.2 120
SPWM scheme 0.6804 7.9 590
THPWM scheme 0.5892 4.3 170
BTHPWM scheme 0.7415 4.3 170
Modified SVPWM scheme 0.7293 1.6 120
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Vinv = 410V, (50V/DIV )
Iload(10A/DIV )
IL = 19.26A, (10A/DIV )
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Vinv = 410V, (50V/DIV )
Iload(10A/DIV )
IL = 19.26A, (10A/DIV )
(c)
Vinv = 410V, (50V/DIV )
Iload(10A/DIV )
IL = 19.26A, (10A/DIV )
(d)
Vinv = 330V, (40V/DIV )
Iload(10A/DIV )
IL = 19.26A, (10A/DIV )
Figure 14. Experimental results of the proposed SSI with a time scale of 5 ms/DIV (a) Space vector PWM (SVPWM) scheme (b) Sinusoidal PWM (SPWM)
scheme (c) Third-harmonic injected PWM (THPWM) scheme (d) Biased third-harmonic injected PWM (THPWM) scheme
Vinv = 330V, (40V/DIV )
Iload(10A/DIV )
IL = 19.26A, (10A/DIV )
Figure 15. Experimental results of the proposed SSI using the modified space
vector pulse width modulation (MSVPWM) scheme with a time scale of 5
ms/DIV
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Abstract—This paper investigates and evaluates the
performance of a single-phase split-source inverter (SSI),
where an alternative unidirectional dc-ac configuration is
used. Such configuration is utilized in order to use two
common-cathode diodes in a single-device instead of us-
ing two separate diodes, resulting in minimum parasitic
inductance in the commutation paths. In this paper, the
analysis and modulation of the single-phase SSI using this
alternative configuration is discussed, and the analysis of
the low frequency component in the dc side is introduced.
Moreover, the features behind employing the triangular,
the trailing-edge sawtooth, and the leading-edge sawtooth
carriers with the single-phase SSI are discussed, and the
differences among these carriers are highlighted. In order
to highlight the performance of the proposed SSI, a com-
parative study is conducted with the two-stage architecture
and the single-phase quasi-Z-source inverter (qZSI). The
introduced analysis is enhanced with simulation results
using MATLAB/PLECS models, where a 1-kVA single-phase
SSI is designed and simulated. Finally, the designed 1-kVA
single-phase SSI is implemented experimentally and tested
at different operating points, i.e. at different voltage gains,
and a maximum efficiency of 95.5% has been obtained.
Index Terms—Discontinuous conduction, Impedance-
based inverter, low frequency, Quasi-Z-source inverter, Re-
newable energy sources, Sawtooth carrier, Single-phase,
Single-stage, Split-source inverter, Triangular carrier, Two-
stage, Voltage source inverter, Z-source inverter.
I. INTRODUCTION
S INGLE-STAGE dc-ac power conversion systems has un-dergone a fast evolution during the last few years to re-
place the conventional two-stage architecture, which includes
a front-end dc-dc boost converter (BC) and an output voltage
source inverter (VSI) [1], [2]. This evolution has grown up as
a way to improve the overall system performance, in terms of
reducing its size and complexity [3], [4]. Most of these single-
stage topologies and their different modulation schemes have
been reviewed in [1], [5], [6]. Among these different single-
stage options, the three-phase split-source inverter (SSI) has
Manuscript received Dec 19, 2016; revised Apr 20, 2017; accepted
May 8, 2017.
A. Abdelhakim and P. Mattavelli are with the Department of
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recently been proposed in [7] as an alternative solution to the
commonly used Z-source inverter (ZSI), in order to overcome
some of its demerits, like the discontinuity of the input dc
current and the dc-link voltage and the high voltage stresses
at higher overall voltage gains. This SSI benefits from the
following merits:
• continuous dc-link voltage. Hence, it is possible to use
high frequency decoupling capacitors across the inverters
legs in order to minimize the voltage spikes across the
different switches due to the layout parasitic inductances;
• continuous input dc current;
• lower switch voltage stresses for higher overall voltage
gains;
• lower passive component-count;
• using only additional input diodes (i.e. no need for
additional active switches combined with additional gate
drive circuitry compared to the standard VSI);
• using the same standard modulation schemes as the VSI
for its basic operation;
• using the same switching states as the VSI (i.e. it does
not require extra states to achieve the boosting).
On the other hand, it suffers from the following demerits:
• like the VSI, a sufficient dead band time should be
generated;
• higher voltage stresses at lower voltage gains;
• higher current stresses at higher voltage gains;
• unequal current distribution among the different switches;
• high frequency commutations of the input diodes.
Several research activities have considered the SSI, where
its three-level operation for three-phase systems using the fly-
ing capacitor structure has been investigated in [8], [9]. On the
other hand, the authors in [10] discussed the same operation
using the diode-clamped structure, showing the possibility of
connecting the input dc source to the positive point of the dc-
link. Moreover, its closed-loop control in grid-connected mode
for renewable energy sources has been discussed in [11], in
which the authors have proposed a decoupled control scheme
to separately control the SSI dc and ac sides.
The single-phase operation of the SSI has been introduced in
[12], [13], where the latter proposes the use of two MOSFETs
working in synchronous rectification mode at the fundamental
frequency instead of the two input diodes. The use of addi-
tional MOSFETs cancels the high frequency commutations of
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Fig. 1. An alternative configuration of the single-phase split-source
inverter (SSI) with an output LC filter, in which two common-cathode
diodes in a single-device or two separate diodes can be used.
the input diodes, allows a bidirectional power flow capability,
which is not mandatory in several applications, and improves
the efficiency due to the low ON resistance. Moreover, addi-
tional gate drive circuitry and control signals should be consid-
ered, leading to higher complexity and converter volume. On
the other hand, the authors in [14] introduce a similar topology
to the single-phase SSI, in which two coupled inductors are
utilized in order to achieve higher voltage gain due to the
system parasitics and the required high duty cycle. It is worth
to note that the SSI can achieve a theoretical voltage gain
of infinity, but a maximum gain of 4 to 5 can be achieved
experimentally like the conventional two-stage architecture.
Meanwhile, higher voltage gains can be obtained using means
of coupled inductors as in [14].
This paper studies and evaluates the performance of the
single-phase SSI, including a dc side low frequency com-
ponent analysis. In this study, the single-phase SSI modula-
tion using the triangular, the trailing-edge sawtooth, and the
leading-edge sawtooth carriers is discussed, and their features
are highlighted. Furthermore, the single-phase SSI is compared
with the two-stage architecture using a BC-fed single-phase
full-bridge VSI and the quasi-Z-source inverter (qZSI).
The work and analysis carried out in this paper utilize
an alternative unidirectional single-phase SSI configuration as
shown in Fig. 1. In this configuration, the input dc source is
connected to the positive point of the dc-link and the diodes
are reversed as discussed in [10] for the three-phase three-
level diode-clamped SSI. Such configuration with the single-
phase operation gives the possibility of using two common-
cathode diodes in a single device as an alternative solution to
the two separate diodes, i.e. it is possible to use a common-
cathode dual-diode package or two separate diodes. The merit
behind the common-cathode package is to achieve less par-
asitic inductance in the commutation path of these diodes,
resulting in less voltage spikes across the different switches
and enhancing the performance of the SSI. It is worth to note
that using MOSFETs as discussed in [13] with the proposed
configuration in Fig. 1 does not require any extra isolated gate
drives.
The rest of this paper is organized as follows: Section II
discusses the operation, modulation, and mathematical deriva-
tion of the single-phase SSI configuration shown in Fig. 1.
Moreover, the high frequency commutations of the input
diodes and influence of carrier signal on improving the system
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SxL
SyU
C
Vin
+
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SyL
+
−
L
vsw = 0
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−
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+
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+
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Fig. 2. Different switching states of the alternative single-phase SSI
configuration. In each state, "1" indicates that the upper switch is
ON. (a) zero state "11"; (b) active state "10"; (c) active state "01";
(d) zero state "00", where L is charging during the first three states and
discharging during the last one.
performance are explained and analyzed. Section III com-
pares this single-phase SSI with the two-stage architecture
and the single-phase qZSI, in terms of number of required
elements, input inductance requirements, and voltage and
current stresses. Then, a 1-kV A single-phase SSI is designed
and simulated using MATLAB/PLECS models in Section IV.
Then, the designed 1-kV A single-phase SSI is implemented
experimentally in Section V to validate and verify the reported
analysis and simulation results. Finally, conclusions are drawn
in Section VI.
II. ANALYSIS OF THE SINGLE-PHASE SSI
This section shows the operation, modulation, and math-
ematical derivation of the single-phase SSI, considering the
configuration shown in Fig. 1. Furthermore, it shows the
problem of the SSI input diodes of having high frequency
commutations, and studies the effect of utilizing different
carrier signals, highlighting their effects on the output ac side.
A. Operation and Modulation
The utilized single-phase SSI configuration, shown in Fig. 1,
has a similar operation as the three-phase one proposed in
[7]. This single-phase SSI uses the standard B4-bridge and
considers its standard four switching states to achieve the
boosting operation within the inversion one. The inductor (L)
charges when at least one of the upper switches, i.e. SxU
and SyU , is ON. This corresponds to three different switching
states as shown in Fig. 2(a), Fig. 2(b), and Fig. 2(c), where
L is charging during the two active states and one of the two
zero states, when the two upper switches are simultaneously
ON. Meanwhile, it uses the remaining zero state shown in
Fig. 2(d), when the lower switches are simultaneously ON, to
discharge L and charge the capacitor C.
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Fig. 3. Alternative single-phase split-source inverter (SSI) modulation schemes for one fundamental cycle of time T1. (a) sinusoidal pulse width
modulation (SPWM) scheme reference signals; (b) modified SPWM (MSPWM) scheme reference signals, where M = 0.75 and the modulation-to-
fundamental frequency ratio Mf = 9.
Such operation can be achieved using the standard sinu-
soidal pulse width modulation (SPWM) shown in Fig. 3(a),
which is a common three-level modulation technique used for
the single-phase VSI. Thus, according to Fig. 2 and Fig. 3(a),
L charges when the envelope defined by max(v∗x, v
∗
y) is higher
than the carrier signal. When this condition is not satisfied,
L discharges through the antiparallel diodes of the lower
switches into C. This envelope, defined by max(v∗x, v
∗
y) in
Fig. 3(a), is continuously oscillating, resulting in an oscillating
duty cycle of charging and discharging L, i.e. it increases the
low frequency component at the dc side voltage and current.
Moreover, it gives high voltage stresses as discussed in [7] for
the SPWM used with the three-phase SSI. Thus, the SPWM
scheme, shown in Fig. 3(a), is modified as shown in Fig. 3(b),
where the modified SPWM (MSPWM) scheme is introduced
to have a constant duty cycle of charging and discharging L,
and lower voltage stresses by fixing the minimum value of the
reference signals at the minimum value of the carrier signal. It
is worth to note that the commonly used two-level modulation
schemes with the single-phase VSI are not applicable for the
single-phase SSI as it does not achieve the required proper
operation as discussed before. Moreover, the SPWM has been
shown to illustrate the basic operation of the single-phase SSI,
but its usage results in a high volume of L due to the increased
low frequency component.
B. Mathematical Derivation
The same procedure followed before with the three-phase
SSI in [7] is outlined here using the single-phase SSI to derive
all the equations needed to properly design the converter using
the MSPWM scheme.
According to Fig. 3(b), L charges with a duty cycle D = M .
Thus, the normalized average dc-link voltage Vinv/Vin and the
normalized output fundamental peak voltage Vϕ/Vin can be
calculated by
Vinv
Vin
=
1
1−M , (1)
Vϕ
Vin
=
M
1−M , (2)
where Vin is the input dc voltage.
Note that when M is constant, there is a low frequency
component in the input current coming out from the low
frequency component in the dc-link voltage, which is normal
in the single-phase systems [15]–[18]. Such low frequency
component in the input current can effectively be mitigated in
any closed-loop system as in [19]–[21]. Furthermore, the low
frequency component in the dc-link voltage can be mitigated
by means of decoupling circuits as discussed in [22].
In order to properly design the dc side passive elements,
i.e. proper sizing of L and C, in an open-loop case, the low
frequency component in the dc side should be considered with
the high frequency one. This low frequency component, which
is two times the fundamental frequency (f1), is due to the
output power fluctuation.
1) High Frequency Component: Due to the volt-second
balance in the inductor at steady-state, the high frequency
peak-to-peak inductor current ripple (∆ILh ) can be calculated
as
∆ILh =
M · Vin
fs · L , (3)
where fs is the switching frequency. On the other hand, due
to the charge balance in the capacitor at steady-state, the
high frequency peak-to-peak dc-link voltage ripple (∆Vinvh )
is given by
∆Vinvh =
(1−M) · Iin
fs · C . (4)
2) Low Frequency Component: According to [13], the
low frequency peak-to-peak dc-link voltage ripple (∆Vinvl ),
assuming a constant inductor current, can be estimated by
∆Vinvl =
2M · Iϕ
3pi2 · f1 · C , (5)
where Iϕ is the output fundamental peak current.
The low frequency peak-to-peak inductor current ripple
(∆ILl ), which is proportional with the low frequency com-
ponent in the dc-link voltage (∆Vinvl ), can be estimated by
∆ILl =
(1−M) ·∆Vinvl√
16pi2f21 · L2 +R2eq
=
2M · (1−M) · Iϕ
3pi2 · f1 · C
√
16pi2f21 · L2 +R2eq
,
(6)
where Req is the estimated equivalent series resistance in the
discharging loop of L, which includes the internal resistances
of the dc source, the equivalent series resistance of the dc-link
capacitor, and the MOSFETs and the diodes ON resistances.
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Notably, Req can be neglected for large values of L, i.e.
when (XL = 4pif1L) >> Req . Therefore, a simplified form
of (6) can be obtained
∆ILl =
M · (1−M) · Iϕ
6pi3 · f21 · C · L
, (7)
Finally, combining the low and the high frequency compo-
nents for L and C, their values can be calculated from
∆IL =
M · Vin
fs · L +
2M · (1−M) · Iϕ
3pi2 · f1 · C
√
16pi2f21 · L2 +R2eq
, (8)
∆Vinv =
(1−M) · Iin
fs · C +
2M · Iϕ
3pi2 · f1 · C , (9)
where ∆Vinv and ∆IL are the peak-to-peak dc-link voltage
and inductor current ripples respectively, including the low and
high frequency components, i.e. ∆Vinv = ∆Vinvl + ∆Vinvh
and ∆IL = ∆ILl +∆ILh .
C. Modulation Using Triangular and Sawtooth Carriers
As mentioned before, the SSI suffers from the high fre-
quency commutation problem of its input diodes. For the
single-phase SSI shown in Fig. 1, each of the two input
diodes is continuously conducting with different current values
for half of the fundamental period, while the other one is
continuously commutating during this period. This can be
clarified considering one switching cycle as shown in Fig. 4(a),
where this figure shows the transitions between three different
states during one switching cycle using the triangular carrier.
According to Fig. 4(a) and Fig. 2, Dx is always conducting,
while Dy is commutating. Fig. 4(a) shows that Dy turns OFF
twice in each switching cycle. The first turning OFF instant
in Fig. 4(a) occurs during the charging period with different
current values as it depends on the intersection point of the
oscillating lower envelope, defined by (min(v∗x, v
∗
y)), with the
carrier signal. Meanwhile, the second turning OFF instant
Fig. 4(a) occurs at the end of the discharging period with
a constant current value equal to half of the inductor current
minimum value as it depends on the intersection point of the
constant upper envelope, defined by (max(v∗x, v
∗
y)), with the
carrier signal.
These high frequency commutations of the input diodes
represent additional losses due to the reverse recovery losses
of these diodes. Moreover, the reverse recovery current of
these input diodes represents additional conduction losses in
the other switches. It is worth to note that this commutating
current in the diodes corresponds to the commutating current
in the switches. Hence, reducing this current results in lower
switching losses.
According to the prior discussions, it is expected that the
sawtooth carrier will result in one diode commutation per
switching cycle as shown in Fig. 4(b) and Fig. 4(c). These
figures show that Dy turns OFF once in each switching cycle.
Hence, the sawtooth carriers reduce the number of the input
diodes commutations by half. Comparing between Fig. 4(b)
and Fig. 4(c) shows that the leading-edge sawtooth carrier
results in the lowest possible turning OFF current of the
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Fig. 4. One switching cycle of the modified sinusoidal pulse width
modulation (MSPWM) scheme using different carriers. (a) using the
triangular carrier; (b) using the trailing-edge sawtooth carrier; (c) using
the leading-edge sawtooth carrier, where M = 0.75 and Mf = 300.
commutating diode (i.e. Dy in this case), as it turns OFF
at the end of the discharging period, in which the input
current reaches its lowest value. Thus, using the leading-edge
sawtooth carrier achieves the diodes commutations at half of
the inductor current minimum value (i.e. 0.5min(iin)) and
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Fig. 5. Topologies used in the comparative study with the single-phase SSI and the resultant comparative graphs. (a) two-stage architecture based
on a boost converter-fed single-phase full-bridge VSI; (b) single-stage single-phase qZSI; (c) resultant comparative plot between the single-phase
SSI and the two-stage architecture; (d) resultant comparative plot between the single-phase SSI and the single-phase qZSI.
TABLE I
COMPARISON BETWEEN THE SINGLE-PHASE SSI, THE TWO-STAGE ARCHITECTURE, AND THE SINGLE-PHASE Q-ZSI
Single-phase SSI Two-stage architecture Single-phase qZSI
Circuit diagram Fig. 1 Fig. 5(a) Fig. 5(b)
Number of active switches 4 5 4
Number of diodes 2(1) 1 1
Number of inductors 1 1 2
Number of capacitors 1 1 2
Number of B4-bridge switching states 4 4(2) 5(3)
THD of the output voltage Low at high voltage gains Lowest Low at low voltage gains
Output filter requirements Low at high voltage gains Lowest Low at low voltage gains
Active switches maximum current
2 X (Iin + 0.5∆IL + Iϕ), 1 X (Iin + 0.5∆IL), 4 X (Iin + 0.5∆IL + Iϕ)
2 X (Iϕ) 4 X (Iϕ)
Diode(s) maximum current Iin + 0.5∆IL 2Iin +∆IL
(1) Single-device comprises two common-cathode diodes.
(2) The boosting is achieved using the BC (i.e. additional control signal is sent to the BC).
(3) An additional switching state is used in order to achieve the boosting capability.
reduces the input diodes commutations by half if the same
switching frequency is used. Furthermore, using the leading-
edge sawtooth carrier in a discontinuous conduction mode
(DCM) of the inductor current results in zero commutating
current of these input diodes as the minimum value of the
inductor current in this case equal to zero.
Hence, the following features exist as a consequence of
using the sawtooth carrier instead of the triangular carrier:
• reduced number of commutations of the input diodes by
half;
• lowest possible commutation current of the input diodes
using the leading-edge sawtooth carrier;
• higher output filter requirements as the differential output
voltage is not the same.
For the last feature, the switching frequency of the sawtooth
carriers should be doubled in order to maintain similar differ-
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ential output voltage and use similar output filter. Finally, the
use of the leading-edge sawtooth carrier is expected to result
in a slight increase in the efficiency due to the diodes commu-
tation at the lowest possible commutation current, while the
reduction of the commutations by half has a negligible effect.
III. COMPARATIVE STUDY
It is of paramount importance to compare the performance
of the single-phase SSI with respect to the standard two-stage
architecture shown in Fig. 5(a) and the single-phase single-
stage qZSI shown in Fig. 5(b), where the latter is considered as
the commonly used single-stage solution. Hence, this section
introduces this comparative study. Note that the two-stage
architecture shown in Fig. 5(a) has two control parameters:
the boost converter duty cycle (DBC) and the VSI modulation
index (MV SI ). Meanwhile, the single-phase qZSI shown in
Fig. 5(b) has a single control parameter, which is the mod-
ulation index (Mq). Those two configurations are considered
to evaluate the performance of the single-phase SSI in terms
of number of required active switches, inductors, capacitors,
and diodes. Moreover, the variation of several parameters for
these three topologies versus Vϕ/Vin variation are considered
as well. These parameters include the inductance requirements,
modulation index variation that gives an indication of the total
harmonic distortion (THD) of the output voltage, and voltage
stresses across the different switches.
The two-stage architecture shown in Fig. 5(a) comprises
a BC to boost the low input voltage in order to meet the
load requirements, then an inversion stage is utilized, which
is implemented using a single-phase full-bridge VSI. This two-
stage architecture requires one inductor LBC , one capacitor,
one active switch, one diode, and the B4-bridge to achieve the
boosting and the inversion operation for a unidirectional power
conversion operation. On the other hand, the single-phase qZSI
shown in Fig. 5(b) achieves the same operation without any
additional active switches, as it uses only the standard B4-
bridge and one diode, in addition to two inductors and two
capacitors. Table I summarizes this numerical comparison and
shows the maximum current in the different switches.
Fig. 5(c) and Fig. 5(d) show the obtained results when
comparing the proposed single-phase SSI with the two-stage
architecture and the single-phase qZSI respectively. These
figures show the variation of several parameters versus the
variation of Vϕ/Vin, where, for each topology, the modulation
index, the maximum voltage across the bridge, the input
inductance requirements are considered.
Note that in Fig. 5(c), MV SI is fixed to 1 and DBC
is used to control the output voltage, which results in the
lowest possible THD of the output voltage, leading to reduced
output filter requirements. The single-phase SSI achieves low
voltage stresses, input inductance requirements, and THD of
the output voltage with the increase of Vϕ/Vin (i.e. for low
input voltages), but these parameters are still relatively higher
than the two-stage architecture. On the other hand, Fig. 5(d)
shows that the the single-phase SSI achieves lower voltage
stresses, input inductance requirements, and THD of the output
voltage compared to the single-phase qZSI for Vϕ/Vin > 2.
Note that the qZSI in Fig. 5(d) uses two shoot-through states
per switching cycle, which increases the switching losses but
decreases its inductance requirements, i.e. if one shoot-through
pulse is used per switching cycle, its inductance requirements
will be doubled. Furthermore, the inductance requirements are
based on the high frequency component only, assuming that
the closed-loop control is utilized to mitigate the effect of the
low frequency one.
It is worth to note that the SSI is still expected to have a
good performance compared to the qZSI when Vϕ/Vin < 2
due to the following reasons. Firstly, unlike qZSI, the dc-
link voltage in SSI topology is continuous. The generated
discontinuous dc-link voltage in the qZSI prevents the use
of high frequency decoupling capacitors across each phase-
leg in order to limit the voltage spikes across the different
switches due to the layout parasitic inductance. Furthermore,
it might be mandatory to use snubber circuits to protect these
switches. The second reason is the added shoot-through state,
which represents extra switching losses.
IV. SIMULATION RESULTS
In this section, a 1-kV A single-phase SSI is designed and
simulated in order to verify the analysis and discussions. This
single-phase SSI is designed to be fed from an input dc source,
whose voltage ranges from 80 V to 120 V , while the output
RMS voltage is maintained constant at 110 V . Moreover, the
fundamental and the switching frequencies have been set to
50 Hz and 50 kHz respectively. Table II summarizes the
parameters of this 1-kV A single-phase SSI. Note that L has
been designed using (8) so that ∆IL ≈ 137% of Iin as
a maximum value at full load when Vin = 120 V , which
corresponds to ∆ILh ≈ 55% of Iin. Meanwhile, C has
been designed using (9) so that ∆Vinv ≈ 2.5% of Vinv as
a maximum value at full load when Vin = 80 V . Req is
assumed to be 300 mΩ to match the employed components in
the experimental validation. Table II shows the peak-to-peak
inductor current and dc-link voltage ripples at different input
voltages, corresponding to the selected L and C values.
The 1-kV A single-phase SSI has been simulated using a
MATLAB/PLECS model, where the used parameters in the
model are taken from the specifications listed in Table II, and
an output LC filter of 1 mH and 10 µF has been used.
This inverter is feeding a resistive load (Rload) of 12.5 Ω
and its modulation-to-fundamental frequency ratio Mf equals
to 1000. The obtained simulation results for input voltage
of 80 V and 120 V are depicted in Fig. 6, and the output
voltage vxy , the load voltage (vload), the load current (iload),
the dc-link voltage (vinv), the inductor current (iin), and the
diode Dx current (iDx ) are shown using the leading-edge
sawtooth carrier. Note that in Fig. 6, Vinv is lower than
its equivalent theoretical value shown in Table II and this
deviation is higher for Vin = 80 V due to the higher voltage
drop in the converter resistances, which is estimated from the
experimental components.
Fig. 7 shows the spectrum of the output voltage (vxy) for
the single-phase SSI using the triangular and sawtooth carriers,
considering two input voltages, i.e. two voltage gains. These
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TABLE II
SPECIFICATIONS AND DESIGNED PARAMETERS OF A 1-kV A SINGLE-PHASE SSI
Vin Iin VϕRMS IϕRMS f1 fs M Vinv Required L Required C ∆IL ∆Vinv
(V ) (A) (V ) (A) (Hz) (kHz) Eq. (p.u.) Eq. (V) Eq. (mH) Eq. (mF ) (A) (V )
80 12.5
110 11 50 50 (2)
0.6604
(1)
235.6
(8) 0.3 (9) 2
9.3 6
120 8.3 0.5649 275.8 11.4 5.6
0
−20
20
i l
o
a
d
(A
)
0
−200
200
v l
o
a
d
(V
)
0
−300
300
v x
y
(V
)
i D
x
(A
)
T1/20 T1 3T1/2 2T1
10
0
20
i i
n
(A
)
270
260
280
v i
n
v
(V
)
t
0
T1/20 T1 3T1/2 2T1
t
︷ ︸︸ ︷Vin = 120 V ︷ ︸︸ ︷Vin = 80 V
220
230
10
20
240
Fig. 6. Simulation results of the 1-kV A single-phase SSI using leading-edge sawtooth carrier for two fundamental cycles, considering Vin = 120 V
and 80 V . From top to bottom: output voltage (vxy), load voltage (vload), load current (iload), dc-link voltage (vinv), inductor current (iin), and diode
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spectrums show that using the sawtooth carrier at any voltage
gain, the energy is high at fs. On the other hand, using the
triangular carrier with higher voltage gains, i.e. higher values
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Fig. 8. Simulated currents in Dx (iDx ) and L (iin) when Vin = 120 V
using different carriers for two switching cycles, showing the commuta-
tion instants of Dx.
of M , the energy is getting to be higher at 2fs. It is worth to
note that these spectrums are different from the conventional
VSI spectrums due to the employed biasing in the modulating
signals shown in Fig. 3(b), in which the minimum vale of the
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Fig. 9. Simulated switching and conduction losses of the SSI and the
qZSI using PLECS, where the qZSI is utilizing two shoot-through pulses
per switching cycle. (a) losses variation with the load power considering
two different input voltages: 80 V and 120 V ; (b) losses distribution
among the different switches at full-load when the input voltage is equal
to 80 V .
reference signals are always fixed to zero.
Fig. 8 shows the simulated currents in Dx (iDx ) and L (iin)
using different carriers for two switching cycles. This figure
elucidates and confirms the previous discussions, where the
sawtooth carriers introduce one commutation of the diode per
switching cycle, unlike the triangular one that introduces two
commutations per switching cycle. Moreover, the leading-edge
sawtooth carrier introduces this commutation at the end of the
discharging period, in which the diode commutates always at
half of the minimum inductor current (i.e. the lowest possible
current value for commutation).
The switching and conduction losses of the single-phase SSI
have been evaluated using PLECS and Fig. 9(a) shows the total
losses variation versus the load power using the leading-edge
sawtooth carrier, where the used devices are C2M0040120D
and C2D10120D, and the losses are shown for Vin = 80 V
and 120 V . Moreover, Fig. 9(b) shows the distribution of these
losses among the different switches at full-load, in which the
losses in the input diodes represents almost half of the total
losses. Thus, if these diodes are replaced by MOSFETs as
discussed in [13], the efficiency will increase. In addition
to that, the switching and conduction losses of the single-
phase qZSI have been evaluated as well utilizing the same
devices and two shoot-through pulses per switching cycle, and
the total losses variation versus the load power is shown in
Fig. 9(a), while the distribution of these losses among the
different switches at full-load is shown in Fig. 9(b). These
figures shows that the qZSI has higher losses compared to
the SSI with the increase of the overall gain. Furthermore, it
shows that the switching losses in the qZSI is higher due to
TABLE III
PARAMETERS AND SPECIFICATIONS OF THE EXPERIMENTAL 1-kV A
SINGLE-PHASE SSI
Vin 80:120 (V) VϕRMS 110 (V)
f1 50 (Hz) fs 50 (kHz)
L 0.3 (mH) C 2 (mF)
Lf 1 (mH) Cf 9.4 (µF)
Sx,y C2M0040120D Dx,y C2D10120D
Core of Powder core Core of Powder core
L 77617A7 Lf 77442A7
the added shoot-through state, which is employed twice per
switching cycle. Meanwhile, if this state is employed once
per switching cycle, the required inductance will be higher.
On the other hand, the qZSI diode has higher losses due to
the higher current stresses in it. Note that, the used values
of the qZSI impedance network in the PLECS model are as
follows: Lq = 150 µH and C1 = C2 = 4 mF . Moreover, the
qZSI PLECS model uses the two diodes in C2D10120D and
connect them in parallel to meet the higher current stresses.
V. EXPERIMENTAL RESULTS
In this section, the prior designed 1-kV A single-phase SSI
is implemented experimentally in order to verify the simu-
lation results and evaluate its efficiency. This 1-kV A single-
phase SSI prototype is shown in Fig. 10 and its parameters
are shown in Table III, which have been taken from the
simulated one. The used switches in this prototype are: four
Cree C2M0040120D MOSFETs and one Cree C2D10120D
common-cathode diode.
Fig. 11 shows the obtained experimental results of the
single-phase SSI at full-load using the leading-edge sawtooth
carrier, in which the input voltage (Vin) has been set to 120 V
in Fig. 11(a) and 80 V in Fig. 11(b). In this figure, the dc-link
voltage (vinv), the load voltage (vload), the load current (iload),
and the inductor current (iin) are shown. This figure verify
the prior obtained simulation results and verify the reported
analysis.
Note that the reactive power capability of the single-phase
SSI is the same as the two-stage architecture as the principle
of operation of both is similar. In order to verify this issue,
Fig. 12 shows the same measurements shown before when
Vin = 80 V considering a highly inductive load, whose power
factor is equal to 0.5. In Fig. 12, the load current is limited in
order not to exceed the rated current of the employed inductive
load.
This prototype has been tested to figure out the maximum
possible gain that can be achieved. Fig. 13 shows the voltage
gain variation versus the modulation index, which is calculated
theoretically using (1) and validated experimentally for five
points. This figure confirms the prior discussions that the SSI,
like the two-stage architecture, can experimentally achieve a
maximum voltage gain from 4 to 5.
The efficiency of the single-phase SSI prototype is measured
using the leading-edge sawtooth carrier for different input
voltages, and the obtained results are introduced in Fig. 14,
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Fig. 10. Experimental prototype of a 1-kV A single-phase SSI.
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Fig. 11. Experimental results of the 1-kV A single-phase SSI at full-load,
considering two different input voltages (Vin), where the load voltage
(vload), the load current (iload), the dc-link voltage (Vinv), and the input
current (iin) using the leading edge sawtooth carrier are shown in each
result. (a) Vin = 120 V ; (b) Vin = 80 V .
where these efficiency measurements include the output filter
losses. These measurements have been achieved using KinetiQ
PPA5530 power analyzer. This figure shows that a maximum
efficiency of 95.5% has been achieved. Moreover, it confirms
the prior obtained results from PLECS. In this figure, four
different input voltages have been considered, where three of
them are in the designed operating range of the prototype and
an extra one, which is the 60 V is out of the designed range.
The latter point has been selected as a higher gain point and it
has been tested up to the current limits of the prototype. This
figure confirms that the SSI has lower efficiency at higher
voltage gains due to the higher conduction losses.
Finally, Fig. 15 shows the measured efficiency using the
prior introduced carrier signals, where Vin = 100 V , which
5.0ms/DIV
iin (5 A/DIV )
vinv (50 V/DIV )
vload (100 V/DIV )
iload (10 A/DIV )
Fig. 12. Experimental results of the 1-kV A single-phase SSI when
Vin = 80 V considering an inductive load, whose power factor is equal
to 0.5, where the load resistance is equal to 10 Ω. The load voltage
(vload), the load current (iload), the dc-link voltage (Vinv), and the input
current (iin) using the leading edge sawtooth carrier are shown.
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Fig. 15. Measured experimental efficiency of the 1-kV A single-phase
SSI using the leading-edge sawtooth, the trailing-edge sawtooth, and
the triangular carriers when Vin = 100 V .
confirms that the leading-edge sawtooth carrier achieves the
highest efficiency due to the diode commutation at the lowest
possible currents. Meanwhile, the others achieve similar ef-
ficiency as both makes the diodes commutations at different
current values. Note that the diodes commutations are associ-
ated with the switches commutations.
VI. CONCLUSION
The single-phase operation of the split-source inverters
(SSIs), considering the unidirectional dc-ac operation, has
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been studied in this paper and an alternative configuration has
been utilized, in which it is possible to use a common-cathode
dual-diode package instead of two separate diodes to minimize
the parasitic inductance in the commutation path of these
diodes. Moreover, the high frequency commutation problem of
these input diodes has been investigated and different carriers
have been studied. Among the triangular, the trailing-edge
sawtooth, and the leading-edge sawtooth carriers, the latter
achieves one commutation of the input diodes at the lowest
possible current value, which equals half of the minimum input
current. Meanwhile, to maintain similar differential output
voltage and use similar output filter, the switching frequency
of the sawtooth carriers should be doubled, resulting in having
the same number of high frequency commutations of the input
diodes as the triangular one, increased number of bridge com-
mutations, and reduced input inductance. Furthermore, using
the leading-edge sawtooth carrier, it is possible to obtain zero
commutating current of these input diodes in the discontinuous
conduction mode (DCM) of the inductor current.
The performance of the single-phase SSI has been evaluated
by comparing it to the standard two-stage architecture and the
single-phase quasi-Z-source inverter (qZSI). This is followed
in order to figure out the single-phase SSI features in the
different operating points. This topology has been analyzed
using MATLAB/PLECS models, considering a 1-kV A system,
and its switching and conduction losses have been evaluated
using PLECS.
Finally, the designed 1-kV A single-phase SSI has been
implemented experimentally to verify the reported analysis,
and a maximum experimental efficiency of 95.5% has been
obtained.
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Abstract—This paper studies the integration of the two-level
split-source inverter (SSI) concept into the three-level diode-
clamped inverter configuration. The proposed three-level diode-
clamped-based SSI (3L-DC-SSI) uses two isolated dc sources,
two inductors, two capacitors, and six input diodes with the
three-level diode-clamped bridge. This topology introduces lower
current stresses of the switches compared to the three-level
flying capacitors-based SSI (3L-FC-SSI). Moreover, the 3L-DC-
SSI has the ability to be operated from two unequal isolated dc
sources, where its modulation and mathematical derivation in
this case is discussed as well. On the other hand, this topology
has some limitations in terms of the higher voltage stresses
and the low frequency component in the input current and the
inverter voltage. The 3L-DC-SSI is analyzed in this paper using
the standard space vector modulation scheme, where simulation
results of a 30 kVA system are introduced.
Index Terms—Diode-clamped; Flying capacitors; Neutral-
point-clamped; Single-stage; Space vector; Split-source inverter;
Three-level; Two-level
I. INTRODUCTION
Three-level operation of the different power inverters are
preferable to be used compared to the two-level one for high
and low power applications due to the lower switch voltage
stresses and the lower harmonic content of the output voltage
[1]–[3]. Three dominant configurations exit, namely: diode-
clamped, flying capacitors, and cascaded H-bridge. The diode-
clamped voltage source inverter (DC-VSI) is the commonly
used topology due to its reliability, low current distortion, and
high efficiency [4], [5]. In many applications that characterized
by low and variable input voltage, like photovoltaics and fuel-
cells applications, the DC-VSI requires a boost converter to
regulate the input voltage [6], [7]. Such two-stage configura-
tion adversely affects the size, weight, and complexity of the
whole power conditioning system [8]–[10]. Meanwhile, single-
stage dc-ac power converters, which embrace the boosting
capability within the inversion operation, are gaining higher
attention due to their merits compared to the two-stage equiv-
alent [10], [11].
Among these single-stage dc-ac power converters, the split-
source inverter (SSI), shown in Fig. 1, has been proposed as a
two-level single-stage topology [12]. This inverter comprises
one inductor, one capacitor, three diodes, and the B6-bridge to
obtain the boosting capability within the inversion stage. This
topology has some merits over the other equivalent single-
stage topologies, where continuous voltage across the inverter
SaU
SaL
SbU
SbL
ScU
L
Db
Da
Dc
iL
−
C
VDC
+
vsw
+
vinv
ScL
va
vb
vc
Figure 1. Three-phase two-level split-source inverter (SSI) topology.
bridge, continuous input current, lower switch voltage stresses
with higher voltage gains and lower passive component-count
compared to several equivalent topologies, same number of
active switches as the standard voltage source inverter (VSI),
same standard modulation schemes of the VSI to obtain the
basic operation, and same switching states of the VSI are the
main merits according to [12]. Meanwhile, it suffers from
the higher voltage and current stresses, which is the main
drawback for many single-stage topologies.
The integration of the SSI into the multilevel operation is
seen to be advantageous in terms of gaining additional merits
to the aforementioned ones, where the authors in [13] proposed
the three-level flying capacitors-based SSI (3L-FC-SSI) to
reduce the required inductance using the same switching
frequency.
The work in this paper integrates the SSI into the three-
level DC-VSI to obtain the three-level diode-clamped-based
SSI (3L-DC-SSI) shown in Fig. 2. The 3L-DC-SSI uses
two isolated dc sources, which might be two photovoltaic
strings or two fuel-cell arrays, two inductors, two capacitors,
and six input diodes with the three-level DC-VSI bridge to
embrace the boosting and the three-level inverting capabilities
in a single-stage operation. This topology has lower current
stresses of the switches compared to the 3L-FC-SSI. Moreover,
the 3L-DC-SSI has the ability to be fed from two unequal
isolated dc sources and balance the voltage across the inverter
capacitors.
This paper reviews the operation of the two-level SSI using
the standard space vector pulse width modulation (SVPWM)
scheme in section II, then the 3L-DC-SSI is introduced in
section III, where its operation under two unequal isolated dc
sources is discussed as well. Moreover, the current and voltage
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Figure 2. Proposed three-phase three-level diode-clamped SSI (3L-DC-SSI).
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Figure 3. The two-level SSI equivalent reference and carrier signals of the
space vector pulse width modulation (SVPWM) scheme for one fundamental
cycle, where T1 is the fundamental period, M = 0.6, and the frequency
modulation index Mf = 13.0.
stresses of the different devices of the 3L-DC-SSI is presented
in section III. Finally, section IV introduces the design steps
and the simulation results of a 30 kVA system using the 3L-
DC-SSI.
II. SSI REVIEW
The three-phase two-level SSI, shown in Fig. 1, uses the
same B6-bridge configuration as the VSI, utilizing the same
standard eight states. This inverter charges the inductor L
when at least one of the lower switches, SaL, SbL, and ScL, is
ON, i.e. during seven different states. Meanwhile, it uses only
one state to discharge this inductor and charge the capacitor
when SaL, SbL, and ScL are simultaneously OFF. The VSI
standard modulation schemes can be used with the SSI to
obtain the basic operation described before. It is worth noting
that authors in [12] proposed a modified SVPWM scheme to
enhance the performance of the SSI by eliminating the low
frequency component in the inductor current and the inverter
voltage, but this scheme can not be used with the 3L-DC-SSI.
Thus, the standard SVPWM scheme, shown in Fig. 3, is used
to review the SSI.
The SSI inductor L is charged with a duty cycle D, where
D = (Ts − tx)/(Ts) being tx and Ts defined in Fig. 3. For
the SVPWM scheme, considering the modulation index M
definition shown in Fig. 3, D is related to M by
D(θ) =
1
2
{1−Msin(θ − 2pi
3
)}, (1)
where θ = 2pif1t, f1 = 1/T1, and 0 ≤ θ ≤ pi3 . Based on (1)
and Fig. 3, the duty cycle D is not constant, as it varies with a
low frequency component of six times the fundamental com-
ponent. The duty cycle variation of the SVPWM is bounded
by Dmin and Dmax given by
Dmin = 0.5 +
√
3M
4
, (2)
Dmax = 0.5 +
M
2
. (3)
The inductor is charged with an average duty cycle Dav
given by
Dav = 0.5 +
3M
2pi
. (4)
Based on the inductor flux balance and the capacitor charge
balance, the normalized average inverter voltage VinvVDC is given
by
Vinv
VDC
=
2pi
pi − 3M . (5)
From (5), the normalized output fundamental peak phase
voltage Vφ1/VDC is
Vφ1
VDC
=
2piM√
3pi − 3√3M . (6)
Finally, the selection of the inductor should consider the
high frequency and the low frequency current components
due to the switching and the duty cycle variation respectively.
According to [12], the required inductance and capacitance are
given by
L ≈ MVinv
70pi2f1∆IL
+
DmaxVDC
fs∆IL
, (7)
C ≈ MIDC
70pi2f1∆Vinv
+
(1−Dmin)IDC
fs∆Vinv
, (8)
where, ∆IL and ∆Vinv are the overall peak-to-peak current
and voltage ripples including the low and high frequency
components.
III. THREE-LEVEL DIODE-CLAMPED SSI
This section discusses operation, modulation, and math-
ematical derivation of the proposed 3L-DC-SSI shown in
Fig. 2, considering equal and unequal isolated dc sources
cases. Moreover, the current and voltage stresses of all the
semiconductors in the 3L-DC-SSI is presented in this section
as well.
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A. Operation and Modulation
The 3L-DC-SSI, shown in Fig. 2, uses two isolated dc
sources (VDCU and VDCL ) to charge the two capacitors
connected across the inverter bridge (CU and CL), where
VDCU has the responsibility of charging CU via the upper
input inductor LU , while VDCL is responsible for charging
CL via the lower input inductor LL. The upper input inductor
LU is charged via Sa1U , Sb1U , or Sc1U as shown in Fig. 4a
when at least one of them is ON, and discharges through Da,
Db, and Dc when Sa1U , Sb1U , and Sc1U are simultaneously
OFF as shown in Fig. 4b and Fig. 4c. Meanwhile, the lower
input inductor LL uses Sa2L , Sb2L , or Sc2L to charge as shown
in Fig. 4c, while the discharging is achieved through D
′
a, D
′
b,
and D
′
c as shown in Fig. 4a and Fig. 4b.
Such basic operation can be achieved using any modulation
scheme of the standard three-level DC-VSI, where this pa-
per uses the phase disposition-based SVPWM (PD-SVPWM)
scheme shown in Fig. 5. According to the operation described
before and Fig. 5, the charging of LU is accomplished by
comparing the upper envelop eU defined by max(v∗a, v
∗
b , v
∗
c )
with the carrier Sx1C , where LU charges when eU is larger
than Sx1C . Meanwhile, the the charging of LL is accomplished
by comparing the lower envelop eL defined by min(v∗a, v
∗
b , v
∗
c )
with the carrier Sx2C , where LL charges when eL is smaller
than Sx2C .
It is worth noting that the IGBTs of the 3L-DC-SSI is
switched for a period of half T1 using the PD-SVPWM
scheme. Hence, to obtain the same switching losses as the
3L-FC-SSI, the modulation frequency index Mf of the PD-
SVPWM should be doubled. Moreover, the oscillations of the
upper and lower envelops result in a low frequency component
in the input currents and the inverter voltage, which could be
minimized using coupled inductors, but on the other side the
high frequency component will increase. Hence, this topology
suffers from the high passive elements requirements compared
to the two-level SSI and the 3L-FC-SSI.
B. Mathematical Derivation
1) Equal Isolated DC Sources: The same procedure fol-
lowed before with the two-level SSI can be followed with the
3L-DC-SSI, assuming that VDCU = VDCL = VDC , to find its
mathematical derivation, where the inductors LU and LL are
charged with the same duty cycle D due to the symmetry of
eU and eL, which is related to M by
D(θ) = Msin(
2pi
3
− θ), (9)
where 0 ≤ θ ≤ pi3 and its variation is bounded by Dmin and
Dmax given by
Dmin =
√
3M
2
, (10)
Dmax = M. (11)
Hence, these inductors are charged with an average duty
cycle Dav given by
Dav =
3M
pi
. (12)
Then, the normalized average inverter voltage Vinv/VDC
and the normalized output fundamental peak phase voltage
Vφ1/VDC are the same as (5) and (6) respectively. Finally, the
required values of the passive elements are given by
LU = LL ≈ MVinv
70pi2f1∆IL
+
DmaxVDC
fs∆IL
(13)
CU = CL ≈ MIDC
70pi2f1(∆Vinv/2)
+
(1−Dmin)IDC
fs(∆Vinv/2)
(14)
where ∆IL and ∆Vinv are the peak-to-peak current and volt-
age ripples including the low and high frequency components.
2) Unequal Isolated DC Sources Case: In this case, the
3L-DC-SSI has two isolated dc sources with different mag-
nitudes, i.e. VDCU > VDCL or VDCU < VDCL , where the
operation is identical to the equal isolated dc sources discussed
before. Meanwhile, the SVPWM introduced before should be
modified to compensate this difference in the magnitude and
maintain the same output as before. This is accomplished
by biasing the reference waveforms of the SVPWM, which
is introduced to balance the voltages across the 3L-DC-SSI
capacitors and maintain its average value at Vinv/2 as before,
where this biasing changes the average duty cycle of each
inductor and capacitor to achieve this goal.
If VDCU > VDCL , the duty cycle of LU should be reduced
and vice verse for LL. Meanwhile, if VDCU < VDCL , the
duty cycle of LU should be increased and vice verse for LL.
Hence, negative biasing is added if VDCU > VDCL as shown
in Fig. 6a, while a positive biasing is added if VDCU < VDCL
as shown in Fig. 6b.
According to Fig. 6, LU and LL are charged with the duty
cycles DU and DL respectively, where the biasing discussed
before is considered. Thus, DU and DL are related to M by
DU (θ) = Msin(
2pi
3
− θ) + b,
DL(θ) = Msin(
2pi
3
− θ)− b
(15)
where b is the value of the applied biasing defined in Fig. 6,
which is negative if VDCU > VDCL and positive if VDCU <
VDCL , 0 ≤ θ ≤ pi3 . The variations of DU and DL are bounded
by
DUmin =
√
3M
2
+ b,
DLmin =
√
3M
2
− b,
(16)
DUmax = M + b,
DLmax = M − b.
(17)
LU and LL are charged with an average duty cycles DUav
and DLav respectively, given by
DUav =
3M
pi
+ b,
DLav =
3M
pi
− b.
(18)
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Figure 4. 3L-DC-SSI input inductors charging and discharging states, where x stands for a, b, or c. (a) LU is charging and LL is discharging, where
vswU = 0 and vswL = Vinv/2; (b) LU is discharging and LL is discharging, where vswU = Vinv/2 and vswL = Vinv/2; (c) LU is discharging and
LL is charging, where vswU = Vinv/2 and vswL = 0.
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Figure 5. 3L-DC-SSI equivalent reference and carrier signals of the phase disposition-based SVPWM (PD-SVPWM) scheme for one fundamental cycle with
a zoom for one switching cycle, where M = 0.6, and Mf = 9.0.
Hence, the normalized average voltage across the inverter
capacitors, (VinvU /VDCU ) and (VinvL/VDCL), are given by
VinvU
VDCU
=
pi
pi − 3M − bpi ,
VinvL
VDCL
=
pi
pi − 3M + bpi ,
(19)
where the condition of VinvU = VinvL = Vinv/2 is set to
maintain the same operation as the equal dc sources case.
Hence, the normalized output fundamental peak phase voltage
Vφ1/(VDCU + VDCL) is given by
Vφ1
(VDCU + VDCL)
=
M√
3
Vinv =
piM√
3(pi − 3M) . (20)
The introduced biasing affects the ratio of the average
current between the two dc sources (IDCU /IDCL). This ratio
can be deduced by finding the average positive and negative
currents in CU and CL, where these currents are given by
I+CU = DUavIφ1,
I−CU = (1−DUav )IDCU ,
I+CL = DLavIφ1,
I−CL = (1−DLav )I ′DCL ,
(21)
where I+CU and I
+
CL
are the average positive currents in CU and
CL respectively, while I−CU and I
−
CL
are the average negative
currents. Then, due to the charge balance of these capacitors,
I+CU = I
−
CU
and I+CL = I
−
CL
, which leads to
IDCU
IDCL
=
DUav (1−DLav )
DLav (1−DUav )
. (22)
Finally, the required inductances LU and LL can be calcu-
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Figure 6. 3L-DC-SSI equivalent reference and carrier signals of the biased
PD-SVPWM scheme for one fundamental cycle, where M = 0.6, and Mf =
9.0. (a) negative biasing when VDCU > VDCL ; (b) positive biasing when
VDCU < VDCL .
lated by
LU ≈ MVinv
70pi2f1∆ILU
+
DUmaxVDCU
fs∆ILU
,
LL ≈ MVinv
70pi2f1∆ILL
+
DLmaxVDCL
fs∆ILL
,
(23)
while the required capacitances CU and CL can be calculated
by
CU ≈ MIDCU
70pi2f1(∆Vinv/2)
+
(1−DUmin)IDCU
fs(∆Vinv/2)
,
CL ≈ MIDCL
70pi2f1(∆Vinv/2)
+
(1−DLmin)IDCL
fs(∆Vinv/2)
.
(24)
C. Current and Voltage Stresses
According to the aforementioned analysis, it is obvious that
the maximum voltage across all the devices is 0.5(Vinv +
∆Vinv/2). On the other hand, half of the upper IGBTs and
the lower IGBTs are selected to carry a maximum current
of (Iφ1 + IDCU + ∆ILU /2) and (Iφ1 + IDCL + ∆ILL/2)
respectively, while the remaining IGBTs including all the
antiparallel diodes are selected to carry a maximum current
of Iφ1. The current and voltage stresses of the 3L-DC-SSI
different devices are summarized in Table. I.
IV. 30 kVA SYSTEM DESIGN AND SIMULATIONS
A 30 kVA system is designed using the aforementioned
equations, where the parameters of this system and the design
steps are shown in Table. II. This system is designed consider-
ing an inductor current ripple of 30.0% for each inductor and
a total peak-to-peak voltage ripple of 1.0% across the inverter
bridge, where the input voltage is assumed to be obtained from
two isolated fuel-cell stacks with output voltages of 85.0V and
100.0V .
Table I
CURRENT AND VOLTAGE STRESSES OF THE 3L-DC-SSI DIFFERENT
SWITCHES
Maximum Maximum
current voltage
Sx1U
Iφ1 + IDCU
V
in
v
+
∆
V
in
v
/
2
2
+∆ILU /2
Sx1U antiparallel diode
Iφ1
Sx2U
Sx2U antiparallel diode
Sx1L
Sx1L antiparallel diode
Sx2L
Iφ1 + IDCL
+∆ILL/2
Sx2L antiparallel diode Iφ1
Upper Input diodes DxU IDCU +∆ILU /2
Lower Input diodes DxL IDCL +∆ILL/2
Upper clamping diodes Dx
Iφ1 + IDCU
+∆ILU /2
Lower clamping diodes D
′
x
Iφ1 + IDCL
+∆ILL/2
Fig. 7 shows the obtained simulation results for the designed
30 kVA 3L-DC-SSI, where the parameters of this model are
taken from Table. II. In these simulation results, the inverter
is feeding a star-connected R-load of 24.0Ω through and LC
filter of 1.0mH and 5.0µF . These simulation results confirm
the analysis introduced before. The simulation results are
shown twice, where the adopted biasing in Fig. 6 is considered
in Fig. 7a, while zero biasing (i.e. b = 0) is considered in
Fig. 7b. These simulations results shed the light upon the
adopted biasing to balance the voltage across CU and CL.
Moreover, these results elucidate and confirm the analytical
results introduced before.
V. CONCLUSION
This paper studied the integration of the two-level SSI
into the three-level diode-clamped inverter, where the phase
disposition-based SVPWM is used. The introduced three-level
diode-clamped-based SSI (3L-DC-SSI) has an important merit
over the two-level SSI and the 3L-FC-SSI, which is lower
current stresses of the employed switches. Meanwhile, it has
two main demerits, where the higher voltage stresses is the
first one and the higher passive elements requirements to
minimize the low frequency component is the second one.
This topology has the ability to balance the voltage across
the inverter capacitor even if the input dc sources are not
equal. Finally, the 3l-DC-SSI is analyzed and verified using
simulation results, considering a 30 kVA design example.
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Abstract—Single-stage dc-ac power converters with
boost capabilities offer an interesting alternative compared
to two-stage architecture. One of the recently proposed
single-stage dc-ac power converters is the split-source
inverter (SSI). This paper extends the SSI topology from
the two-level operation to the three-level one using the
flying capacitors configuration. Among the diode-clamped
SSI (DC-SSI) and flying capacitors SSI (FC-SSI), the second
one is proposed in order to avoid the need of two isolated
dc sources. This paper shows that the FC-SSI provides
additional merits compared to the two-level SSI in terms
of input inductance requirements using the same switching
frequency, voltage stresses across the active switches, and
total harmonic distortion (THD) of the output voltage. Such
results are obtained by discussing the analysis and the
modulation of this topology, considering some simulation
results, and comparing it to some other existing topologies
to show its properties and limitations. Finally, a reduced-
scale 1.5-kVA three-level FC-SSI is implemented experi-
mentally to validate its functionality and verify the proposed
analysis and modulation properties.
Index Terms—Flying capacitors, Multilevel, Single-stage,
Space vector, Split-source inverter, Three-level, Z-source
inverter
I. INTRODUCTION
THREE-LEVEL voltage source inverters (VSIs) exhibitsome interesting advantages compared to two-level VSIs,
especially for high voltage power conversion, where lower
switch voltage stresses and lower harmonic content exist
[1], [2]. Nevertheless, one of the VSI characteristics is the
step down nature of its input voltage, where the maximum
obtainable output voltage can not exceed the dc input voltage.
This aspect makes it difficult to directly supply the VSI from
low voltage energy sources, like photovoltaic panels and fuel
cells, without using an additional boosting stage [2]–[6]. The
resulting two-stage power processing may potentially increase
size, cost, weight, and complexity of the whole system [7],
[8]. On the other hand, single-stage dc-ac power converters,
which embrace the boosting capability with the inversion
operation, are gaining higher attention due to their potential
merits compared to the two-stage equivalent [8]–[17]. Among
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Fig. 1. Proposed three-phase three-level flying capacitors SSI.
these single-stage dc-ac power converters, the split-source
inverter (SSI) was recently proposed as a three-phase two-
level single-stage dc-ac power converter topology to overcome
some demerits of other topologies [18].
It is worth noting that as a consequence of merging the
boost converter and the VSI in a single-stage configuration
to reduce the number of employed switches, the current and
voltage stresses of these switches are increased. Moreover, the
higher degree of freedom in the two-stage configuration does
not exist anymore in the single-stage one, since the modulation
index is used in the latter to control the boosting stage and
the inversion one.
The two-level SSI comprises one inductor, one capacitor,
and three diodes in addition to the conventional B6-bridge
to obtain the boosting capability with the inversion stage. It
uses the standard B6-bridge with the same eight states of the
traditional space vector modulation. This inverter charges its
input inductor L when at least one of the lower switches is ON,
i.e. L charges during the six active states and one of the two
zero states, when all the lower switches are ON. Meanwhile, it
uses the remaining zero state, when all the upper switches are
ON, to discharge L and charge the capacitor C. This topology
has some merits compared to the other existent single-stage
topologies [18]. These merits are:
• continuous voltage across the inverter bridge;
• continuous input current;
• lower switch voltage stresses with higher voltage gains;
• lower passive component-count;
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• no need for additional active switches compared to the
standard VSI;
• same standard modulation schemes as the VSI for basic
operation;
• same switching states as the VSI.
Meanwhile, it suffers from the following demerits:
• higher current stresses of the lower switches;
• higher voltage stresses and higher THD of the output
voltage for lower voltage gains (i.e. for higher input dc
voltages);
• high frequency commutations of the input diodes.
More positive aspects can be gained as a consequence of
extending this two-level topology to a three-level equivalent.
Hence, this paper proposes the three-level flying capacitors
SSI (FC-SSI), shown in Fig. 1, where the additional merits
compared to the two-level SSI are:
• lower inductance value for the same switching frequency;
• lower number of commutations of the input diodes using
the sawtooth carriers compared to the triangular equiva-
lent;
• lower voltage stresses across the employed active
switches;
• lower harmonic content of the output voltage.
Meanwhile, it still suffers from the same aforementioned
demerits in addition to having a low frequency component
in the input current and the inverter voltage due to the low
frequency oscillations of the flying capacitors voltages, which
can be eliminated by a closed loop control.
This paper is organized as follows: section II reviews
operation and modulation of the standard three-level flying
capacitors VSI (FC-VSI). Section III introduces the three-level
FC-SSI, discussing its operation, modulation, and mathemati-
cal derivation. Moreover, this section highlights the merits of
the FC-SSI over the diode-clamped SSI (DC-SSI) proposed
in [19] and gives a comparative study between the two-level
SSI, the three-level FC-SSI, the three-level DC-SSI, and the
two-stage architecture using a three-level boost converter (BC)
and a diode-clamped VSI (DC-VSI). A detailed design steps of
a 1.5-kV A system based on the three-level FC-SSI topology
is introduced in section IV, in which simulation results using
PLECS are shown. Finally, the designed 1.5-kV A three-level
FC-SSI is implemented and experimental results are included
in section V to validate the theoretical analysis.
II. REVIEW OF THREE-LEVEL FLYING CAPACITORS VSI
The standard three-phase three-level FC-VSI contains two
switching cells per each phase leg, denoted by the outer cell
and the inner cell. The outer cell of any phase x is represented
by the inverter voltage Vinv , the flying capacitor Cx, and the
switches Sx1U and Sx1L , while the inner cell is represented
by the flying capacitor Cx, and the switches Sx2U and Sx2L ,
where x stands for a, b, or c. It is worth noting that the pair
of switches of each cell, the outer cell and the inner one,
have always complementary states (i.e. Sx1U = Sx1L and
Sx2U = Sx2L ). Hence, each phase x of the three-level FC-VSI
has four different topological states. These states are denoted
by P , N , O1, and O2, in which the switching node voltage of
any phase x equals Vinv , 0, (Vinv−vCx), and vCx respectively
[20]. Hence, only states O1 and O2 affect the flying capacitor
voltage vCx , while states P and N have no effect on it. Thus,
it is mandatory to maintain the instantaneous duty cycles of
the states O1 and O2 equal inside each switching cycle, to
maintain a stable steady state operation. Due to the charge
balance of the flying capacitors under the aforementioned
condition, the steady state value of the clamping capacitors
voltage vcx is equal to its nominal value VDC/2, when the
load is not pure reactive [21]. Moreover, if some asymmetries
exist in the system, a slight difference from the nominal value
would exist.
The three-level FC-VSI can be modulated using several
carrier-based pulse width modulation schemes (PWM), where
the phase-shifted carriers-based PWM, shown in Fig. 2, is
used in this paper [20], [22]. Fig. 2a shows the phase-
shifted carriers-based modulation using triangular carrier,
while Fig. 2b shows the same modulation using sawtooth
carrier. This paper compares both carriers in the simulation
and experimental results.
Finally, according to [23], the selection of the flying capaci-
tor Cx is based on the desired maximum voltage ripple across
it during the fundamental period considering the fundamental
peak phase current Iφ1. Hence, Cx is calculated by
Cx =
Iφ1
2
√
2fs∆VCx
, (1)
where ∆VCx is the desired peak-to-peak voltage ripple across
Cx.
III. ANALYSIS OF THE PROPOSED THREE-LEVEL FLYING
CAPACITORS SSI (FC-SSI)
In this section, the three-level FC-VSI is combined with the
same passive network employed in the two-level SSI, which
is discussed in [18], to include the boosting action needed to
directly interface low voltage energy sources with the utility
grid (see Fig. 1). The converter operation is analyzed under
different modulation strategies, with the aim of highlighting
merits and limitations of the proposed topology. Moreover,
the three-level DC-SSI, proposed in [19], is mentioned in this
section to highlight its limitation compared to the proposed
three-level FC-SSI.
A. Operation and Modulation
Analyzing the converter input stage of Fig. 1, it is obvious
that the inductor is charging when the two lower switches,
Sx1L and Sx2L , of any phase x are ON simultaneously as
shown in Fig. 3a. Meanwhile, the inductor discharges using
two different states as shown in Fig. 3b and Fig. 3c. It is worth
noting that 0.5 < M < 1.0 to maintain the use of the four
different states of each phase (i.e. to keep using the sates P ,
O1, O2, and N ), which maintains the three-level operation of
the FC-SSI.
Whenever any phase leg is in the state P , another phase leg
is in the states O1 or O2. Hence, the inductor never discharges
via the upper devices (i.e. using state P of any phase leg), as
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load conditions are neglected. (a) L is charging; (b) L is discharging in
Cx; (c) L and Cx are discharging in C.
it discharges using the phase with states O1 or O2, as shown
in Fig. 4 as an example.
The used modulation scheme for the FC-SSI is the phase-
shifted carriers-based modified space vector pulse width mod-
ulation (MSVPWM) shown in Fig. 5, where triangular and
sawtooth carriers waveforms can be used as shown in Fig. 5a
and Fig. 5b respectively. These figures show that the in-
ductor is charging and discharging two times inside each
switching period, unlike the two-level case. Hence, the FC-
SSI inductor is working with twice the switching frequency,
allowing the use of a lower inductance value, compared with
the conventional two-level SSI. In Fig. 5, the modulation-to-
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Fig. 4. Example of the three-level FC-SSI topological state correspond-
ing to the inductor discharging phase: phase leg a is in state O2, while
phase legs b and c are in P state.
fundamental frequency ratio Mf is assumed to be 9 (i.e. the
carrier frequency is nine times the fundamental one), which is
a small number to clarify the charging and discharging periods
in each switching period. On the other hand, Mf is much
higher in the simulation and experimental results, which is set
to be 200.
It is worth noting that there are two main merits behind
the use of the sawtooth carrier compared to the triangular
one, where the first one is the lower number of commutations
of the input diodes, while the second one is the lower total
harmonic distortion (THD) of the output voltage. The first
merit, which is the lower number of commutations of the input
diodes, could be clarified as follows: in Fig. 5, for any phase
leg x, when its reference signal is larger than 0, the associated
input diode conducts only during the discharging periods. This
happens only if any of the O1 and O2 states exist inside the
discharging period, as the inductor discharges only using those
two states. Hence, by comparing Fig. 5a with Fig. 5b, the
sawtooth carriers achieves lower number of commutations of
the input diodes, as each input diode never conducts for a
certain period that depends on the value of M . For any phase
x, when its reference signal is larger than (2M −1) measured
from 0, its O1 or O2 states exist outside the discharging
periods using the sawtooth carriers. Hence, the input diodes
never conducts for a certain period using the sawtooth carriers,
when the associated reference signal is larger than (2M − 1),
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Fig. 5. Equivalent reference and carrier signals of the phase-shifted carriers-based MSVPWM scheme used with the three-level FC-SSI with a zoom
for one switching cycle showing the conduction periods of the diodes, where M = 0.75, the modulation-to-fundamental frequency ratio Mf = 9,
and tx is the inductor discharging time during one switching cycle. (a) using the triangular carriers; (b) using the sawtooth carriers.
where M ≥ 0.5. The second merit, which is the lower THD of
the output voltage, could be clarified as follows: considering
half of the switching cycle for the triangular carrier in Fig. 5a
(i.e. 0 ≤ t ≤ Ts2 ) and assuming five different states inside
it, v∗c has a state sequence of (P − P − O2 − P − P ),
while v∗a has a state sequence of (N −O2 −O2 −O2 −N),
this results in a line-to-line voltage of the following output
(Vinv − Vinv/2 − 0 − Vinv/2 − Vinv). On the other side,
considering the same as before for the sawtooth carrier in
Fig. 5b , v∗c has a state sequence of (P − P − P − P −O2),
while v∗a has a state sequence of (O2 − O2 − N − N − N),
this results in a line-to-line voltage of the following output
(Vinv/2 − Vinv/2 − Vinv − Vinv − Vinv/2). This shows that
the sawtooth carrier results in only two different voltage levels
inside a switching cycle, unlike the triangular carrier, which
results in three different voltage levels. Hence, the resultant
THD of the output line-to-line voltage using the sawtooth
carrier is lower compared to the triangular carrier. In other
words, the sawtooth carrier generates a nearest three-level
line-to-line voltage, while the triangular one generates a non-
nearest three-level line-to-line voltage, which has higher THD
than the sawtooth equivalent.
Finally, during the starting of the proposed three-level FC-
SSI, it is mandatory to limit the voltage stresses across the
different switches to the rated value. Several research papers
have discussed the starting issue in the flying capacitors-based
converters as in [24], [25], where a soft start-up resistor with
a bypass switch are employed to limit the rise-up time of
the inverter voltage Vinv . This soft start-up resistor is used in
series with the output filter employed in any grid-connected
application, as discussed in [25], and it is mandatory to use
it with the proposed topology in grid-connected mode of
operation. On the other hand, in the island mode of operation,
it is possible to control the rise-up time of the inverter voltage
Vinv by controlling M .
B. Mathematical Derivation
The same procedure followed before with the two level
SSI in [18] is outlined here using the three-level FC-SSI
to derive all the equations needed to properly design the
converter. From Fig. 5, the inductor L charges with a duty
cycle D = 2M − 1, being M is as defined in Fig. 5. Then,
the normalized average inverter voltage Vinv/VDC and the
normalized output fundamental peak phase voltage Vφ1/VDC
can be calculated by
Vinv
VDC
=
1
1−M , (2)
Vφ1
VDC
=
M√
3(1−M) , (3)
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where VCx is assumed to equal its nominal value, i.e. Vinv/2
as discussed in [21]. It is worth noting that due to the limitation
of M > 0.5 to maintain the three-level operation as discussed
before using the modulation scheme shown in Fig. 5, the low-
est output peak phase voltage is greater than VDC/
√
3, where
Vinv > 2VDC . To obtain lower output voltages, maintaining
the three-level operation, the negative peak of the reference
signals should kept constant at value greater than 0.5, i.e.
min(v∗a, v
∗
c , v
∗
c ) > 0.5. Hence, the inverter voltage Vinv is
kept constant, while the output voltage is modulated with the
variation of M .
The required inductance and capacitance values can be
calculated by
L =
(2M − 1)VDC
2fs∆IL
, (4)
C ≈ (1−M)(IDC + Iφ1)
fs∆Vinv
, (5)
where ∆IL and ∆Vinv are the peak-to-peak inductor current
and inverter voltage ripples respectively, IDC is the average
inductor current, and fs is the switching frequency. In this
equation, the capacitor current is assumed to be equal to
(IDC + Iφ1) as a worst case. These equations are derived
using the same procedure followed in [18].
For the flying capacitors, it is important to consider the
maximum current during the fundamental period, so that
(IDC + Iφ1) will be used. Then, the capacitance of the flying
capacitors can be calculated by
Cx ≈ (1−M)(IDC + Iφ1)
fs∆VCx
. (6)
From Fig. 5, in a single switching period, it is obvious
that the inductor discharges through only one of the flying
capacitors using the sawtooth carriers for complete periods of
tx, unlike the triangular carriers, in which the inductor current
flows in just one diode for only a fraction of each discharging
interval tx. Hence, it is expected that the triangular carriers
gives lower ripple across Cx.
C. Comparative Study
The current and voltage stresses of the three-level FC-SSI
compared to the two-level SSI, the three-level FC-SSI, the
three-level DC-SSI, and the two-stage architecture using a
bidirectional three-level boost converter (BC) and a diode-
clamped VSI (DC-VSI) are summarized in Table. I. Moreover,
this table shows the total number of the required devices in
addition to the active switches dv/dt as a function of the
device rising/falling time trf .
Comparing the three-level FC-SSI with the two-level SSI in
Table. I, it can be seen that the voltage stresses of the active
switches in the two-level SSI have been reduced by half in the
three-level FC-SSI as in any three-level topology. Meanwhile,
the voltage stresses across the input diodes are the same and
also the current stresses are the same for all the devices except
the upper diodes, which is higher for the FC-SSI.
IV. SIMULATION RESULTS
For the sake of experimental validation of the analysis,
operation, and modulation, a reduced scale 1.5-kV A system
is designed using the aforementioned equations and both
specifications and designed parameters are shown in Table. II.
The designed constraints are: an inductor peak-to-peak current
ripple of 30% and a capacitor peak-to-peak voltage ripple of
0.65%, while the flying capacitors in the FC-SSI are designed
for 6.5% voltage ripple.
The three-level FC-SSI shown in Fig. 1 has been simulated
using MATLAB/PLECS, where the used parameters are taken
from the above design procedure and an output LC filter of
1 mH and 2 µF is utilized. This inverter is feeding a resis-
tive load (Rload) of 24 Ω and its modulation-to-fundamental
frequency ratio Mf equals 200.
The simulation results are shown in Fig. 6 for the three-
level FC-SSI using the triangular and the sawtooth carriers.
These results shows the FC-SSI output line-to-line voltage
vab, inverter voltage vinv , phase a flying capacitor voltage
vCa , inductor current iL, and phase a diode current iDa . Due
to the biasing employed in the employed modulation scheme,
the output line-to-line voltage contains an asymmetry, which
has no effect on the fundamental component, while its effect
exists in the switching frequency component as shown in the
output line-to-line voltage spectrum of the three-level FC-
SSI in Fig. 7, which shows the output line-to-line voltage
spectrum of the three-level FC-SSI using the triangular carrier
in Fig. 7a and using the sawtooth carrier in Fig. 7b. The
calculated THD of the output voltage using the sawtooth
carrier is 41.2%, which is much lower than the triangular one
that equals 59.7%. Meanwhile, the THD of the designed 1.5-
kV A two-level SSI equals 86.4%, which is much higher than
the three-level FC-SSI case. The THD is usually calculated
using MATLAB or other tools, while an analytical calculation
can be utilized following the procedure introduced in [26], in
which the THD for the nearest three-level line-to-line voltage
equals (28.85/M). This equation is used to calculate the
output voltage THD, which is shown in Fig. 7c versus the
normalized output fundamental peak phase voltage VΦ1/VDC ,
in which lower THD exist at lower input voltages, i.e. at higher
voltage gains, due to the increase of M .
The comparison among these figures shows that the saw-
tooth carrier results in much lower number of commutations
of the input diodes, and the inductor is working with two times
the switching frequency, which makes the required inductance
value lower using the same switching frequency compared to
the conventional two-level SSI. Moreover, the expected lower
peak-to-peak voltage ripple across the flying capacitor, in the
case of triangular carriers, is evident as well. This can be
clarified more from the diode current in both cases shown in
Fig. 5, which is flowing in the corresponding flying capacitor
(i.e. iDa is flowing in Ca). It is obvious that Ca in case of the
sawtooth carrier is caring the full inductor current in addition
to the phase voltage for longer period, unlike the case of the
triangular carrier, in which the current is oscillating always.
On the other hand, the sawtooth carrier gives lower THD of the
output voltage compared to the triangular one, which results
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TABLE I
THREE-LEVEL FC-SSI COMPARED TO THE TWO-LEVEL SSI, THREE-LEVEL DC-SSI, AND THE TWO-STAGE ARCHITECTURE USING A
THREE-LEVEL BOOST CONVERTER (BC) AND A DIODE-CLAMPED VSI (DC-VSI)
Three-level1 Two-level Three-level2,5 Two-stage6
FC-SSI SSI DC-SSI architecture
Dc sources 1 1 2 1
Active switches 12 6 12 16
Input diodes 3 3 6 —
Clamping diodes — — 6 6
Capacitors across the bridge 1 1 2 2
Flying capacitors 3 — — 1
Input inductances 1 1 2 1
Input inductance value Low Medium High Low
Active switches dv/dt 0.5Vins/trf Vinv/trf 0.5Vinv/trf 0.5Vinv/trf
Maximum
Upper switches
Vinv
2 Vinv Vinv
2
Vinvn
2
voltage3
Upper diodes
Lower switches
Lower diodes
Input diodes Vinv —
Clamping diodes — —
Vinvn
2
Maximum
Upper switches Iφ1 Iφ1
3 X (Iφ1),
DC-VSI: (Iφ1),
current4
3 X (Iφ1 + IDC/2 +∆IL/4)
BC: (IDC +∆IL/2)
Upper diodes
IDC +
∆IL
2
+ IΦ1
(IDC +∆IL/2)
3
+ IΦ1 Iφ1
Lower switches IDC +
∆IL
2
+ IΦ1
3 X (Iφ1),
3 X (Iφ1 + IDC/2 +∆IL/4)
Lower diodes IΦ1 IΦ1 Iφ1
Input diodes IDC +∆IL/2 IDC +∆IL/2 IDC/2 +∆IL/4 —
Clamping diodes — — Iφ1 + IDC/2 +∆IL/4 Iφ1
Reverse power flow capability No No No Yes
Special heat sink design Yes Yes Yes No
1 Using the sawtooth carrier, where the triangular carrier results in a dv/dt of Vinv/trf .
2 Assuming VDCU = VDCL = VDC , IDCU = IDCL = IDC/2, and ∆ILU = ∆ILL = ∆IL/2.
3 Assuming negligible voltage ripple, i.e. ∆Vinv ≈ 0.
4 Assuming sinusoidal output phase current.
5 Vinv is higher than the two-level SSI and the three-level FC-SSI for the same operating condition as explained before.
6 Vinvn is less than Vinv depending on the inverter operating point, where the SSI has higher voltage stresses compared to the two-stage architecture.
TABLE II
CONVERTER SPECIFICATIONS AND DESIGNED PARAMETERS OF THE 1.5-kV A TWO-LEVEL SSI AND THREE-LEVEL FC-SSI
VDC IDC Vφ1 Iφ1 f1 fs
Required M Vinv Required L Required C Required Cx
(V ) (A) (V ) (A) (Hz) (kHz) Eq. M Eq. (V) Eq. L Eq. C Eq. C
(mH) (µF ) (µF )
SSI
100 15 110
√
2 6.4 50 10
[18] 0.7293 [18] 369.4 [18] 1.62 [18] 169.1 — —
FC-SSI (3) 0.7293 (2) 369.4 (4) 0.51 (5) 241.3 (6) 48.3
in reduced output filter size. The two-stage architecture results
in lower THD compared to the three-level FC-SSI, which is
due to the lower inverter voltage required to obtain the same
output voltage. In other words, to obtain an RMS output phase
voltage of 110 V using the three-level FC-SSI from a 100 V dc
input, the inverter voltage Vinv equals 369.4 V , unlike the two-
stage architecture, which results in an inverter voltage Vinvn
of 269.4 V
It is worth noting that there is a small low frequency
component in the inductor current and the inverter voltage
due to the low frequency oscillations of the flying capacitors
voltages. This component is lower in case of the triangular
carriers, due to the lower peak-to-peak voltage ripple across
the flying capacitors. Although this component is small and
it becomes more negligible with the increase of the flying
capacitors values, it can be eliminated by a closed loop control
on the input current and the inverter voltage, which is essential
in any grid-connected application.
Finally, the switching and conduction losses of the proposed
FC-SSI are calculated using PLECS, where an IRFP4229PbF
switch is used for the upper and lower devices, while a
VS30EPH06PbF is used for the input diodes. Fig. 8a shows
the calculated losses for these devices considering a 1.5-kW
load, while Fig. 8b shows the variation of the total switching
and conduction losses versus versus the output power for
different input dc voltages using both carriers. This confirms
the merit of the reduced number of commutations of the input
diodes, which results in lower reverse recovery losses of these
diodes, in addition to reducing the switching losses of the
lower devices.
V. EXPERIMENTAL VALIDATION
This section reports the experimental results of the sim-
ulated 1.5-kV A three-level FC-SSI, where this prototype is
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Fig. 6. Simulation results of the 1.5-kV A three-level FC-SSI-based
system using triangular and sawtooth carriers for two fundamental
cycles. From top to bottom: output line-to-line voltage vab, inverter
voltage vinv , flying capacitor voltage vCa , inductor current iL with a
zoom for one switching cycle, and the diode current iDa .
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Fig. 7. Output line-to-line voltage spectrum of the 1.5-kV A three-level
FC-SSI-based system and the THD variation versus the normalized
output fundamental peak phase voltage VΦ1/VDC . (a) voltage spectrum
using triangular carrier; (b) voltage spectrum using sawtooth carrier;
(c) THD variation versus VΦ1/VDC .
built to verify the functionality of the proposed topology. The
three-level FC-SSI prototype, shown in Fig. 9, has the same
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Fig. 8. Calculated switching and conduction losses of the 1.5-kV A
three-level FC-SSI-based system using triangular and sawtooth carriers,
where the utilized tool is PLECS. (a) losses distribution in the different
devices, where the load power is 1.5-kW ; (b) total losses variation
versus the load power for different input voltages using the sawtooth
carrier.
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Fig. 9. 1.5-kV A three-phase three-level FC-SSI experimental prototype.
parameters reported in Table. III.
Fig. 10 shows the open loop experimental results of the
FC-SSI using the triangular and the sawtooth carriers. The
FC-SSI output line voltage vab, inductor current iL, and
load line current of phase c ic are shown in Fig. 10a and
Fig. 10b for the triangular and sawtooth carriers respectively.
The zoom on the inductor current in both cases, shown in
Fig. 10c and Fig. 10d, shows that the inductor is working
TABLE III
PARAMETERS OF THE 1.5-kV A FC-SSI EXPERIMENTAL PROTOTYPE
VDC = 100 V
f1 50 Hz fs 10 kHz Mf 200
Lf 1.0 mH Cf 2.0 µF L 0.557 mH
C 233.0 µF Cx 46.0 µF Rload 21.5 Ω
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5.0ms/DIV
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IL (20.0A/DIV )
ic (10.0A/DIV )
(a)
5.0ms/DIV
vab (300.0V/DIV )
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ic (10.0A/DIV )
(b)
20.0µs/DIV
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(e)
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Fig. 10. The experimental results of the FC-SSI, where (a) and (b) show the FC-SSI output line voltage vab and inductor current IL, and load
current ic using the triangular carrier and the sawtooth carrier respectively, (c) and (d) show the inductor current IL, and the switch voltage vSa1U
using the triangular carrier and the sawtooth carrier respectively, (e) and (f) show the inverter voltage Vinv , and the flying capacitors voltages vCa ,
vCb , and vCc using the triangular carrier and the sawtooth carrier respectively, and (g) and (h) show the current of an input diode iDa and versus
the inductor current IL using the triangular carrier and the sawtooth carrier respectively.
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with two times the switching frequency, where the voltage
across one of the IGBTs is shown as well. Moreover, Fig. 10e
and Fig. 10f show the flying capacitors voltages and the
inverter voltage using the triangular and sawtooth carriers
respectively. Finally, Fig. 10g and Fig. 10h show the current
of input diode Da using the triangular and sawtooth carriers
respectively to confirm the merit of lower number of diode
commutations using the sawtooth one. These experimental
results confirm both simulation and theoretical analysis and
verifies the functionality and the merits of the proposed three-
level FC-SSI topology. It is worth noting that this topology
requires a dead-time to be generated between each pair of
switches like the FC-VSI topology.
VI. CONCLUSION
The extension from the two-level SSI to a three-level equiv-
alent is achieved in this paper using the flying capacitors VSI
bridge, where the phase shifted carriers-based modified space
vector modulation is used. This paper proposed the three-level
flying capacitors SSI (FC-SSI), whose performance has been
examined using two different carrier signals; the triangular
carrier and the sawtooth carrier. Moreover, the three-level FC-
SSI has been compared to the two-level SSI, the three-level
DC-SSI, and the two-stage architecture using a three-level
boost converter (BC) and a diode-clamped VSI (DC-VSI).
The proposed three-level FC-SSI has the same advantages
of the two-level equivalent discussed in the introduction.
Moreover, it has the following additional advantages:
• lower inductance value for the same switching frequency;
• lower number of commutations of the input diodes using
the sawtooth carriers compared to the triangular equiva-
lent;
• lower voltage stresses across the employed active
switches;
• lower harmonic content of the output voltage.
On the other hand, it has the following disadvantages:
• higher current stresses of the lower switches compared to
the three-level FC-VSI;
• higher voltage stresses and higher THD of the output
voltage for lower voltage gains (i.e. for higher input dc
voltages);
• high frequency commutations of the input diodes;
• low frequency component in the input current and the
inverter voltage due to the low frequency oscillations of
the flying capacitors voltages,
where the first three demerits are the same as the two-level
one.
Finally, the proposed three-level FC-SSI is analyzed and
verified using simulation and experimental results.
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Abstract—Grid-connected power conversion systems
for renewable energy sources (RESs) must fulfill several
requirements, e.g. the high efficiency, the reduced cost
and complexity, and, quite often, the boost capabilities
that is usually achieved using a front-end dc-dc boost
converter (BC) before the inversion stage, leading to a
two-stage architecture. Meanwhile, single-stage power con-
version systems, which perform the boosting operation
within the inversion one, offer some potential advantages,
in terms of reducing the complexity and the volume of the
whole system. Among several proposed options, the split-
source inverter (SSI) has been recently proposed in [1] as
an alternative option with some interesting features to the
commonly used Z-source inverter (ZSI). Taking into account
that the SSI is controlled by a single parameter, i.e. its dc
and ac sides are controlled by the modulation index, it is
of paramount importance to investigate its control scheme
in grid-connected mode, which has never been studied yet.
Hence, this paper models the SSI dc side and proposes a
modified modulation scheme combined with the commonly
used synchronous reference frame control technique to
achieve a decoupled control scheme of the SSI in grid-
connected mode, i.e. the dc and the ac sides of the SSI can
be controlled independently, which is convenient for many
applications. The introduced control scheme is analyzed
and simulated using a MATLAB/Simulink model, where a
reduced scale 1 kVA grid-connected SSI is designed and
simulated for the sake of experimental validation. Finally,
the designed system is implemented experimentally to val-
idate and verify the reported analysis and simulations.
Index Terms—Decoupled control, Grid-connected,
Impedance-based inverters, Renewable energy sources,
Single-stage, Space vector, Split-source inverter,
Synchronous reference frame, Voltage source inverter,
Z-source inverter.
I. INTRODUCTION
THE DIFFUSION of different renewable energy sources(RESs) into the power system is continuously increasing,
in which the role of power electronics technology in the em-
ployed power conditioning stage is of paramount importance
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to fulfill several requirements [2], [3]. Such requirements vary
from the input side, i.e. the RES, to the output side, i.e. the
power grid. For the input side, the control of the RES operating
point and the regulation of its output voltage are mandatory
issues to be considered due to their dependence on the varying
climate conditions [4], [5]. Meanwhile, for the output side,
specific control schemes are implemented to comply with the
standards requirements, e.g. the low harmonic contents of the
injected line current [6].
During the last few years, single-stage power conversion
systems has undergone a fast evolution to replace the conven-
tional two-stage architecture, which includes a front-end dc-
dc boost converter (BC) and an output voltage source inverter
(VSI) [7], [8]. This evolution has grown up to improve the
overall system performance in terms of reducing its size,
weight, and complexity. Most of these single-stage topologies
and their different modulation schemes have been reviewed in
[1], [8], [9]. Among these different single-stage options, the
split-source inverter (SSI), shown in Fig. 1(a), has been re-
cently proposed in [1] as a single-stage dc-ac power converter
topology to overcome some demerits in the other single-stage
topologies, like the discontinuity of the input current and the
dc-link voltage.
According to [1], [10]–[13], the SSI has the following
merits:
• continuous dc-link voltage;
• continuous input current;
• lower switch voltage stresses with higher voltage gains,
i.e. for lower input dc voltages, compared to the other
equivalent topologies;
• lower passive component-count;
• no need for additional active switches compared to the
standard VSI;
• same standard modulation schemes as the VSI for basic
operation;
• same switching states as the VSI.
Meanwhile, it suffers from the following demerits:
• higher current stresses of the lower switches;
• higher voltage stresses and higher THD of the output
voltage for lower voltage gains, i.e. for higher input dc
voltages;
• high frequency commutations of the input diodes.
Several research works have been done on the SSI, as in
[10]–[13], where the authors in [10]–[12] are discussing its
three-level operation using the diode-clamped and flying ca-
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Figure 1. Split-source inverter (SSI). (a) three-phase two-level SSI circuit diagram; (b) equivalent circuit of the SSI during the charging of L using
seven different combinations of the lower switches, which include the six active states and one zero state, when all the lower switches are ON; (c)
equivalent circuit of the SSI during the discharging of L when all the upper switches are simultaneously ON, which represents the remaining zero
state.
pacitors bridges, while its single-phase operation is discussed
in [13]. Meanwhile, its control scheme in grid-connected
mode of operation has not been investigated yet. The SSI is
modulated using the same eight standard states of the VSI,
unlike the ZSI that utilizes an additional state, called the shoot-
through state, to achieve the boosting capability. Such addi-
tional state gives an additional degree of freedom to control its
dc side independently from the ac one as discussed in [14]–
[16], in which the two-stage conventional control method is
utilized. Hence, it is of paramount importance to investigate
the possibility of using the conventional synchronous reference
frame control technique, that is commonly used with the two-
stage architecture, with the so-called SSI, which is convenient
for many applications. Accordingly, this paper models the SSI
dc side and proposes a modified modulation scheme combined
with the synchronous reference frame control technique to
achieve a decoupled control scheme of the SSI in grid-
connected mode, i.e. the dc and the ac sides of the SSI can
be controlled independently. In this decoupled control scheme,
the common mode term of the ac modulating signals is used
to regulate the dc side, leading to an additional degree of
freedom of having two control parameters like the two-stage
architecture.
The control system analysis and investigation of different
single-stage topologies in grid-connected mode of operation
is significantly increasing for different applications. In [17],
the authors discussed the control of the three-phase multilevel
quasi-Z-source inverters (qZSIs) in grid-connected mode for
photovoltaic systems, while authors in [18]–[20] introduced an
energy storage system based on the qZSIs without additional
circuitry, taking the advantage of several passive elements
without limiting the control system flexibility. On the other
hand, a controller design for the grid-connected ZSI has
been discussed in [21] to improve the power quality of the
distribution system. Furthermore, the use of the qZSI as an
interlinking converter in a typical ac-dc hybrid microgrid
has been investigated in [22], in which its control using
the maximum boost approach has been studied. Hence, it
was mandatory to introduce such investigation with the SSI
to figure out the possibility of using it in grid-connected
mode and layout the mandatory design steps to achieve this
goal, and, also, highlight the associated limitations with this
operation.
The rest of this paper is organized as follows: section II
reviews operation, modulation, and mathematical derivation of
the three-phase two-level SSI proposed in [1]. Section III stud-
ies the modeling and the dynamic characteristics of the SSI dc
side, while section IV introduces the decoupled control scheme
of the grid-connected SSI, discussing the adopted modification
with its conventional modulation scheme. Then, a detailed
design steps of a reduced scale 1 kV A grid-connected SSI for
the sake of experimental validation is introduced in section V,
which is simulated using a MATLAB/Simulink model. The
design steps introduced in section V include the parameters
of the SSI and the employed different PI controllers in the
introduced control scheme. Finally, the designed 1 kV A grid-
connected SSI is implemented experimentally in section VI to
validate and verify the reported analysis and simulation results.
II. SSI REVIEW
The three-phase two-level SSI, introduced in [1] and shown
in Fig. 1(a), uses the standard B6-bridge with the same eight
states of the traditional space vector modulation. This inverter
charges the inductor L when at least one of the lower switches
is ON as shown in Fig. 1(b), i.e. L charges during the six
active states and one of the two zero states, when all the lower
switches are ON. Meanwhile, it uses the remaining zero state
shown in Fig. 1(c), when all the upper switches are ON, to
discharge L and charge the capacitor C.
The modified space vector (MSV) modulation scheme,
proposed in [1], is considered in this review, whose reference
signals are shown in Fig. 2(a). As stated above, L is charged
when at least one of the reference signals is smaller than the
carrier signal (i.e. when min(v∗a, v
∗
b , v
∗
c ) < Carrier). When
this condition is not satisfied, L discharges through the free
wheeling diodes of the upper switches into C. It is worth
noting that the frequency modulation index (Mf ) used in
Fig. 2(a) is low so as to elucidate the SSI operating principle,
while the value used in the simulation and experimental parts
is much higher.
According to [1], L is charged with a constant duty cycle
(D) equals M , being M is as defined in Fig. 2(a), while
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Figure 2. Reference signals of the conventional and the proposed modulation schemes for one fundamental cycle, considering a low frequency
modulation index (Mf ) to elucidate the SSI operating principle. (a) modified space vector (MSV) modulation scheme proposed in [1]; (b) proposed
regulated MSV (RMSV) modulation scheme, where T1 is the fundamental period, M = 0.6, Mf = 9, Mac = 0.6, and Mdc = 0.75.
the normalized average dc-link voltage (Vinv/Vin) and the
normalized output fundamental peak phase voltage (Vφ1/Vin)
are given by
Vinv
Vin
=
1
1−M , (1)
Vφ1
Vin
=
M√
3(1−M) . (2)
Finally, the desired inductance and capacitance can be
calculated by
L =
M · Vin
fs ·∆IL , (3)
C =
(1−M) · Idc
fs ·∆Vinv , (4)
where ∆IL and ∆Vinv are the peak-to-peak inductor current
and dc-link voltage ripples respectively, Idc is the average
inductor current, and fs is the switching frequency.
III. MODELING OF THE SSI DC SIDE
This section discusses the small signal model of the SSI
dc side that is used later in the controller design. The state-
space equations of the SSI can be written by dividing each
switching period Ts into two main intervals: the first one is
tON , which is shown in Fig. 1(b) and represents the charging
period of L, i.e. L is shunt connected to the dc source and C
is supplying the load during the active states, while the second
one is tOFF and shown in Fig. 1(c), in which L is discharging
and connected in series with the dc source and C, i.e. C is
charged during this zero state, acting as an intermediate stage
of the energy transfer. Thus, applying kirchhoff’s voltage law
(KVL) and kirchhoff’s current law (KCL) during tON , the
following equations are obtained
diL
dt
=
1
L
· Vin − rL
L
· iL,
dvinv
dt
= − 1
C
· iinv,
(5)
where rL is the internal resistance of the input inductor. Then,
applying KVL and KCL during tOFF yields
diL
dt
=
1
L
· Vin − rL
L
· iL − 1
L
· vinv,
dvinv
dt
=
1
C
· iL.
(6)
These equations could be represented in state-space form,
considering iL and vinv as state variables. Hence, the state-
space equations during tOFF and tON periods are given by
dx
dt
= A1x(t)+B1u(t), (7)
dx
dt
= A2x(t)+B2u(t), (8)
respectively, where x(t), u(t), A1, B1, A2, and B2 are
given by
x(t) =
(
iL
vinv
)
, u(t) =
(
vin
iinv
)
, (9)
A1 =
(− rLL − 1L
1
C 0
)
, B1 =
(
1
L 0
0 0
)
, (10)
A2 =
(− rLL 0
0 0
)
, B2 =
(
1
L 0
0 − 1C
)
, (11)
where vin is the instantaneous value of the the input dc source,
whose average value is Vin.
The averaged state-space equation could be obtained by
multiplying (7) and (8) by (1 − d) and d respectively, where
d is the ac variable of the variable D. This averaged model is
given by
dx
dt
={(1− d(t))A1 + d(t)A2}x(t)+
{(1− d(t))B1 + d(t)B2}u(t).
(12)
Then, to study the small signal behavior, the obtained
averaged state-space time varying system, described in (12),
can be linearized using the perturbation technique, where each
variable v(t) is replaced by a steady-state value (V ) plus a
perturbation signal (v˜(t))s, i.e. v(t) = V + v˜(t). Then, the
following equations could be derived:
i˜L(s) =
Vinv
L · s+ rL · d˜(s)−
1−D
L · s+ rL · v˜inv(s),
v˜inv(s) = −IL + Iinv
C · s · d˜(s)−
1−D
C · s · i˜L(s),
(13)
where the second order terms are neglected and constant load
current and input voltage are assumed. From these equations,
the characteristic equation of the SSI dc side can be written
as
s2 +
rL
L
· s+ (1−D)
2
L · C = 0, (14)
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Figure 3. Decoupled control scheme of the grid-connected SSI using an interfacing inductance, where the synchronous reference frame and the
regulated modified space vector (RMSV) modulation scheme are combined together to develop it.
Hence, the SSI dc side natural frequency ωn and damping
factor ξ are given by
ωn =
1−D√
L · C ,
ξ =
√
C
L
· rL
2(1−D) .
(15)
IV. DECOUPLED CONTROL SCHEME OF THE
GRID-CONNECTED SSI
In this section, the analysis of the introduced control
scheme, which is used with the SSI in grid-connected mode
of operation, is developed and studied. As discussed before,
the main purpose is to investigate the possibility of utilizing
the same synchronous reference frame control technique used
with the two-stage architecture, in which the dc-link voltage
is controlled through the output current controller, while the
input current or the input voltage are regulated through the
duty cycle of the BC. Hence, this section starts first by showing
the adopted modification on the SSI modulation scheme, which
is proposed so as to introduce two control parameters, through
which, the SSI ac and dc sides can be independently controlled
under certain limitations like all the single-stage topologies.
A. Regulated MSV Modulation Scheme
The MSV modulation scheme shown in Fig. 2(a) has a
single control parameter, the modulation index (M ), which
controls the ac and the dc sides dependently, where the peak
value of max(v∗a, v
∗
b , v
∗
c ) is fixed to one. Using such modula-
tion scheme, it is not possible to independently control the ac
and the dc sides of the SSI as in the two-stage architecture.
Hence, to give an additional degree of freedom concerning the
dc side of the SSI, the regulated MSV (RMSV) modulation
scheme, shown in Fig. 2(b), is introduced in this paper.
It has been noticed from the different modulation schemes
discussed in [1] that the dc side of the SSI is mainly controlled
by the common mode term of the modulating signals, which is
quite obvious by comparing the third-harmonic and the biased
third-harmonic modulation schemes in [1]. Thus, making such
term as a variable one, i.e. the peak value of the modulating
signals is no longer fixed to one, is the key point behind the
RMSV modulation scheme.
The RMSV modulation scheme, shown in Fig. 2(b), has
two control parameters, where the first one is the modulation
index Mac that controls the ac side, while the second one is
the regulation index Mdc that controls the dc side, being Mac
and Mdc are as defined in Fig. 2(b).
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link voltage control loops in the introduced decoupled control scheme,
considering the designed 1 kV A grid-connected SSI system.
It is worth noting that Mdc ≥ Mac, which is important so
as not to affect the grid side. If Mdc < Mac, the modulating
signals will be saturated from the positive peaks, while the
negative ones will not be affected, leading to a distortion in
the SSI ac side. Hence, it is mandatory to keep this condition
and if a certain saturation action would exist, it should be
applied on both peaks as discussed in the next section.
Using the RMSV modulation scheme, L is charged with a
duty cycle (D) equals Mdc, while the average dc-link voltage
(Vinv) as a function of the input dc voltage (Vin) and the
output fundamental peak phase voltage (Vφ1) as a function of
Vinv are given by
Vinv =
1
1−Mdc · Vin, (16)
Vφ1 =
Mac√
3
· Vinv. (17)
Finally, the desired inductance and capacitance can be
calculated using (3) and (4) respectively, where M should be
replaced by Mdc in both equations.
B. SSI Decoupled Control Scheme
The RMSV modulation scheme is combined with the com-
monly used synchronous reference frame control technique to
implement the decoupled closed-loop control scheme of the
grid-connected SSIs. This control scheme comprises an input
power control part and a grid side control part, where the
two control parameters introduced in the RMSV modulation
scheme are utilized as follows: the modulation index Mac is
used to control the grid side, while the regulation index Mdc
is used to regulate the dc side.
The whole architecture of the grid-connected SSI decoupled
control scheme in the rotating dq reference frame is introduced
in Fig. 3 and detailed in the following subsections. The SSI is
connected to the grid via an interfacing inductance Lf , which
can be replaced by an LCL or an LLCL filters to reduce the
harmonic contents of the grid current and improve its quality
[23], [24].
Fig. 3 shows the implementation procedure of the RMSV
modulation, where the sinusoidal reference signals generated
by the synchronous reference frame controller are converted
into space vector equivalent modulating signals, then the satu-
ration is applied, whose limits calculation are discussed in the
next section. The obtained saturated space vector modulating
signals are then converted to the equivalent modulating signals
of the RMSV modulation, where the negative envelope of
these modulating signals, defined by min(v∗a, v
∗
b , v
∗
c ), is fixed
to zero, i.e. Mdc = 1. Then, the input current controller is
regulating this negative envelope, i.e. changing Mdc, according
to the input current reference.
1) Phase-locked loop: According to Fig. 3, the grid volt-
ages vabcg are passed through a phase-locked loop (PLL)
block, where Fig. 4(a) shows the utilized implementation in
this paper [25], [26]. This block comprises park transformation
block (i.e. abc/dq transformation), PI controller, and integra-
tor, while its outputs are the grid voltages in the rotating dq
reference frame (vdqg ), the grid angular frequency (ωg), and
the grid angle (θg). According to Fig. 4(a), the PLL transfer
function GPLL(s) can be written as follows
GPLL(s) =
Kpf · s+Kif
s2 +Kpf · s+Kif
, (18)
where Kpf and Kif are the PIf controller proportional and
integral gains respectively.
2) Output current controllers: The calculated grid angle
(θg) and the measured grid currents (iabc) are passed through
another park transformation block to calculate the grid currents
in the rotating dq reference frame (idq). In the rotating dq
reference frame, the grid-connected inverter shown in Fig. 3,
assuming two stiff voltage sources, can be modeled as follows
vdi = vdg + Lf ·
did
dt
+ rf · id − ωg · Lf · iq,
vqi = vqg + Lf ·
diq
dt
+ rf · iq + ωg · Lf · id,
(19)
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where vdqi is the inverter output voltage in the rotating dq
reference frame, rf is the internal resistance of the interfacing
inductor, and ωg is the grid angular frequency, which equals
2pifg , knowing that fg is the grid frequency in Hz. Hence,
the planet transfer function is given by
Gid(s) =
id(s)
vdi(s)
=
1
rf + s · Lf ,
Giq (s) =
id(s)
vdi(s)
=
1
rf + s · Lf ,
(20)
where this model is similar to the one driven at [25], [27],
[28]. Finally, the block diagram of the output current control
loop is shown in Fig. 4(b).
3) Dc-link voltage controller: The control of the dc-link
voltage passes through the control of the power exchanged
between the inverter and the grid [25]. Hence, the dc-link
voltage controller is controlling the d component of the
inverter current as shown in Fig. 3.
According to the instantaneous input-output power balance
for the grid converter in the rotating dq reference frame,
assuming a lossless operation, the following equation can be
obtained:
3
2
{vdg · id + vqg · iq} = −vinv · C ·
dvinv
dt
+ vin · iL. (21)
This time varying system can be linearized using the pertur-
bation technique. The dc-link voltage vinv is proposed to be
controlled through id, then all the perturbations are considered
null except v˜inv(t) and i˜d(t). Hence, the small signal dc-
link voltage to the d component of the output current transfer
function Gvinv (s) is given by
Gvinv (s) =
vinv(s)
id(s)
=
3 · Vdg
2 · s · C · Vinv , (22)
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TABLE I
PARAMETERS OF THE 1 kVA GRID-CONNECTED SSI SYSTEM
Macmax 0.7647 p.u. V
∗
inv 425 V C 120 µF
fs 12 kHz fg 50 Hz L 1.7 mH
Lf 4.3 mH rf 1.3 Ω rL 0.15 Ω
where Vdg = Vφ1.
Finally, the block diagram of the dc-link voltage control
loop is shown in Fig. 4(c), where Gidcl is the closed-loop
transfer function of id shown in Fig. 4(b), which is given by
Gidcl (s) =
PId ·Gid
1 + PId ·Gid
. (23)
Notice that the sign of the subtraction between V ∗inv and
vinv in Fig. 3 is different from the conventional one. This is
coming out due to the different notation used in this paper for
the sign of the ac current, which is positive if injected into the
power grid. According to this notation, also the sign of the
subtraction between V ∗inv and vinv should be changed.
4) Input current controller: Assuming a constant dc-link
voltage in (13) for the sake of simplicity, the small signal
input current to the regulation index transfer function GiL(s)
is simplified by
GiL(s) =
iL(s)
d(s)
=
Vinv
rL + sL
, (24)
where d(s) = mdc(s) and mdc is the time varying variable
of the regulation index Mdc. Then, the block diagram of the
input current control loop is shown in Fig. 4(d).
It is worth noting that the input current reference I∗L shall
be obtained using a maximum power point tracking (MPPT)
block, which might use any MPPT technique from the ones
discussed in [29], or injected directly without the MPPT block,
which is the case in this paper. Moreover, the effect of the
input current triangular nature on Mdc is effectively mitigated
inside the digital implementation of the control scheme, and
a capacitor is usually connected in parallel to the dc source,
which acts as a low-pass filter for such high frequency com-
ponent. Furthermore, for any photovoltaic (PV) system, it is
possible to regulate the PV source voltage instead of regulating
its current, and the small signal input voltage to the regulation
index transfer function can be derived similarly by obtaining
state-space representation of the SSI dc side, considering vdc
as a state variable and applying the perturbation technique as
before.
DC source
Control board
SSI
Interfacing inductance
Auto-transformer
Figure 9. Grid-connected SSI experimental prototype.
V. DESIGN PROCEDURE AND SIMULATION RESULTS
For the sake of experimental validation, a 1 kVA grid-
connected SSI system is designed using the aforementioned
equations and the parameters of this system are as given in
Table. I. The SSI is designed using the design steps followed
in [1], where ∆IL = 0.37 and ∆Vinv = 0.0038. Moreover,
the SSI is assumed to be fed from a constant dc source of
100 V , considering a grid RMS phase voltage of 110 V .
The dc-link voltage reference (V ∗inv) is selected by combin-
ing (16) and (17), considering the maximum operating grid
peak phase voltage Vφ1max , in which Mac = Mdc. Hence,
V ∗inv is given by
V ∗inv ≥ (Vin +
√
3Vφ1max), (25)
where Vφ1max is assumed to be ≥ 1.15Vφ1, i.e. allowing ≥
15% increase in the grid voltage. Hence, V ∗inv is set to be 425
V in this design example, i.e. Vφ1max ≈ 1.2Vφ1. Then, V ∗inv is
used to calculate the saturation limits Macmax shown in Fig. 3,
which is given by
Macmax =
V ∗inv − Vin
V ∗inv
. (26)
This equation is developed as following: Macmax is cal-
culated using (17), considering the maximum operating grid
peak phase voltage (Vφ1max ), which corresponds to the
selected dc-link voltage reference (V ∗inv), i.e. Macmax =
(
√
3Vφ1max)/(V
∗
inv), where Vφ1max can be simply extracted
from (25).
The control scheme has been designed and the different PI
controllers are designed considering a bandwidth of 500 Hz
for the output current and input current control loops (i.e. for
PId, PIq , and PIi), and 50 Hz for the dc-link voltage control
loop (i.e. for PIv), where the Bode plots of these different
control loops are shown in Fig. 5. It is worth noting that the
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Figure 10. Experimental results at steady-state considering different cases, where the grid phase voltage vag , the inverter output current ia, the
dc-link voltage vinv , and the input current iL are shown in each case. (a) zero input current reference and nominal grid voltage; (b) rated input
current reference and nominal grid voltage; (c) rated input current reference and 15% grid voltage swell; (d) rated input current reference and 15%
grid voltage sag.
50 ms/DIV
vinv (80 V/DIV )
vag (40 V/DIV ) ia (2 A/DIV )
iL (4 A/DIV )
(a)
5 ms/DIV
vinv (80 V/DIV )
vag (40 V/DIV )ia (2 A/DIV )
iL (4 A/DIV )
(b)
Figure 11. Experimental results considering two different scenarios, where the grid phase voltage vag , the inverter output current ia, the dc-link
voltage vinv , and the input current iL are shown in each case. (a) step variation in the input current reference from zero to the rated value then to
zero for ten fundamental cycles; (b) 23% grid voltage swell to show the saturation effect.
bandwidth of the dc-link voltage control loop is much higher
than the practical value, which has been chosen to figure out
the limit of the proposed control scheme. The parameters of
the different PI controllers are as follows: the proportional and
integral gains equal 13.3 and 8080 respectively for the output
current controllers, 0.0648 and 5.93 respectively for the dc-
link voltage controller, and 0.0129 and 3.98 respectively for
the input current controller.
Using the designed parameters in Table I, a MAT-
LAB/Simulink model has been implemented to test the pro-
posed control scheme. The steady-state simulation results of
this model are shown in Fig. 6 during the normal system
conditions (i.e. rated input current and nominal grid voltage),
where the grid line-to-line voltages vabcg , the inverter output
currents iabc, the dc-link voltage vinv , and the input current
iL are shown for one fundamental cycle. The measured
total harmonic distortion (THD) of the output current up to
the 40th harmonic equals 2.4% and the simulated one was
negligible, where the experimental one is higher due to the
small distortion of the grid voltage. This MATLAB/Simulink
model is used again to test the proposed control scheme con-
sidering different transients as shown in Fig. 7. The considered
transients are as follows: a step variation in the input current
reference, a grid voltage swell of 15% for five fundamental
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cycles, and a grid voltage sag of 15% for five fundamental
cycles as well. Finally, Fig. 8 shows the same simulation
results introduced in Fig. 6 but considering a grid voltage swell
of 23%, which is higher than the designed maximum limit. It
is worth noting that this higher voltage swell is considered
to test the symmetrical saturation introduced in Fig. 3, where
higher low frequency component in the output current exists
and the dc-link voltage Vinv is limited to its nominal value. If
this swell is much higher, a higher low frequency component
would exist in the dc-link voltage.
According to these shown simulation results, the regulation
index and the modulation index are independently controlled.
Hence, a complete decoupled control of the two parameters is
achieved and the possibility of controlling the SSI using the
two-stage control scheme has been proved under the proposed
control scheme.
VI. EXPERIMENTAL VALIDATION
In order to validate the proposed control scheme and verify
the shown simulation results, an experimental prototype of
the SSI has been implemented, using the same parameters
employed in the simulation model. This prototype is controlled
by a control board based on a TMS320F28335 DSP, where this
board comprises four HO 8-NP-0000 LEM current sensors and
four LV 25-P LEM voltage sensors. Moreover, this board has
an over current and over voltage hardware protection to protect
the inverter if the current and/or the voltage exceed the limits.
The prototype is shown in Fig. 9, in which six
FGW50N60HD IGBTs and three VS-30EPH06PbF diodes are
used. Fig. 10 shows the steady state results of this proto-
type considering different cases. The first case is shown in
Fig. 10(a), in which the grid phase voltage vag , the inverter
output current ia, the dc-link voltage vinv , and the input
current iL are shown, considering zero current for the input
current reference and the nominal grid voltage, while the
second case is introduced in Fig. 10(b), which shows the same
results, considering an input current reference of the rated
value and nominal grid voltage. On the other side, Fig. 10(c)
considers a grid voltage swell of 15%, while Fig. 10(d)
considers a grid voltage sag of 15%, where the input current
reference is maintained at the rated value.
Fig. 11(a) shows a step variation in the input current
reference from zero to the rated value then to zero, where this
case is considered the most severe transient case introduced
in the simulation results before. Meanwhile, Fig. 11(b) shows
the grid voltage swell case of 23% introduced in Fig. 8 that
is utilized to shed the light upon the introduced symmetrical
saturation discussed before. The introduced experimental re-
sults, which match the simulation ones, confirm and verify the
reported analysis and validate the functionality of the proposed
control scheme.
VII. CONCLUSION
In this paper, the closed-loop control of the split-source
inverter (SSI) in grid-connected operating mode has been
addressed, where a decoupled control scheme has been intro-
duced to independently control the SSI dc and ac sides, which
is convenient for many applications. This control scheme is
based on a combination of the proposed regulated modified
space vector (RMSV) modulation scheme and the commonly
used synchronous reference frame control technique. The SSI
dc side has been modeled first and then the introduced control
scheme is discussed.
This paper tested the introduced control scheme using
MATLAB/Simulink model, considering different transients,
and then verified the simulation results using a reduced scale
1 kV A experimental prototype. As shown in the simulation
and the experimental results, the system is properly controlled
and a fully decoupled control of both the input dc current and
the output ac current has been achieved.
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